j/HAW-LA_s7-prakt-mikrocontroller
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

init - V1 complete, V2 started

Browse Source
This commit is contained in:
jonny 2025-11-16 19:47:57 +01:00
commit 8c10217a89
540 changed files with 462219 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

77
.gitignore vendored Normal file
View File

@ -0,0 +1,77 @@
#-----------------------------------------------------------
# STM32CubeIDE / Eclipse project ignore rules
#-----------------------------------------------------------
# Build output folders
/Debug/
/Release/
/build/
/out/
/bin/
/obj/
# STM32Cube auto-generated configuration backups
*.launch
*.bak
*.orig
*.log
# Eclipse metadata and workspace settings
.settings/
.metadata/
.remote/
.loadpath
.externalToolBuilders/
.cproject
.project
# CubeMX code generation files
MX_Device_*.ioc-backup
*.ioc~*
*.ioc.bak
*.ioc.tmp
# STM32CubeIDE specific
*.stm32project
*.stm32ide
*.stm32cubeide
*.svd
*.stldr
# Compiled object files
*.o
*.d
*.elf
*.map
*.lst
*.hex
*.bin
# Compiler intermediates
*.dep
*.obj
*.a
*.axf
# Temporary / system files
*.swp
*.swo
*.swd
*.tmp
*.DS_Store
Thumbs.db
#-----------------------------------------------------------
# Optional: Keep source and configuration files
#-----------------------------------------------------------
!Core/**
!Drivers/**
!Middlewares/**
!USB_DEVICE/**
!FATFS/**
!LWIP/**
!Utilities/**
!startup/**
!*.ioc
!Makefile
!README.md

26
Versuch1/.mxproject Normal file
View File

File diff suppressed because one or more lines are too long

309
Versuch1/Core/Inc/main.h Normal file
View File

@ -0,0 +1,309 @@
/* USER CODE BEGIN Header */
/**
******************************************************************************
* @file : main.h
* @brief : Header for main.c file.
* This file contains the common defines of the application.
******************************************************************************
* @attention
*
* Copyright (c) 2025 STMicroelectronics.
* All rights reserved.
*
* This software is licensed under terms that can be found in the LICENSE file
* in the root directory of this software component.
* If no LICENSE file comes with this software, it is provided AS-IS.
*
******************************************************************************
*/
/* USER CODE END Header */
/* Define to prevent recursive inclusion -------------------------------------*/
#ifndef __MAIN_H
#define __MAIN_H
#ifdef __cplusplus
extern "C" {
#endif
/* Includes ------------------------------------------------------------------*/
#include "stm32f7xx_hal.h"
/* Private includes ----------------------------------------------------------*/
/* USER CODE BEGIN Includes */
/* USER CODE END Includes */
/* Exported types ------------------------------------------------------------*/
/* USER CODE BEGIN ET */
/* USER CODE END ET */
/* Exported constants --------------------------------------------------------*/
/* USER CODE BEGIN EC */
/* USER CODE END EC */
/* Exported macro ------------------------------------------------------------*/
/* USER CODE BEGIN EM */
/* USER CODE END EM */
/* Exported functions prototypes ---------------------------------------------*/
void Error_Handler(void);
/* USER CODE BEGIN EFP */
/* USER CODE END EFP */
/* Private defines -----------------------------------------------------------*/
#define ARD_D7_GPIO_Pin GPIO_PIN_3
#define ARD_D7_GPIO_GPIO_Port GPIOE
#define QSPI_D2_Pin GPIO_PIN_2
#define QSPI_D2_GPIO_Port GPIOE
#define PSRAM_NBL1_Pin GPIO_PIN_1
#define PSRAM_NBL1_GPIO_Port GPIOE
#define PSRAM_NBL0_Pin GPIO_PIN_0
#define PSRAM_NBL0_GPIO_Port GPIOE
#define SAI2_I2C1_SCL_Pin GPIO_PIN_8
#define SAI2_I2C1_SCL_GPIO_Port GPIOB
#define ARD_D11_TIM3_CH2_SPI1_MOSI_Pin GPIO_PIN_5
#define ARD_D11_TIM3_CH2_SPI1_MOSI_GPIO_Port GPIOB
#define WIFI_RST_Pin GPIO_PIN_14
#define WIFI_RST_GPIO_Port GPIOG
#define WIFI_GPIO_0_Pin GPIO_PIN_13
#define WIFI_GPIO_0_GPIO_Port GPIOG
#define ARD_D12_SPI1_MISO_Pin GPIO_PIN_4
#define ARD_D12_SPI1_MISO_GPIO_Port GPIOB
#define SYS_STLINK_JTDO_SWO_Pin GPIO_PIN_3
#define SYS_STLINK_JTDO_SWO_GPIO_Port GPIOB
#define PSRAM_NE1_Pin GPIO_PIN_7
#define PSRAM_NE1_GPIO_Port GPIOD
#define UART_TXD_WIFI_RX_Pin GPIO_PIN_12
#define UART_TXD_WIFI_RX_GPIO_Port GPIOC
#define STMOD_TIM2_CH1_2_ETR_Pin GPIO_PIN_15
#define STMOD_TIM2_CH1_2_ETR_GPIO_Port GPIOA
#define ARD_D8_GPIO_Pin GPIO_PIN_4
#define ARD_D8_GPIO_GPIO_Port GPIOE
#define ARD_D3_TIM9_CH1_Pin GPIO_PIN_5
#define ARD_D3_TIM9_CH1_GPIO_Port GPIOE
#define ARD_D6_TIM9_CH2_Pin GPIO_PIN_6
#define ARD_D6_TIM9_CH2_GPIO_Port GPIOE
#define SAI2_I2C1_SDA_Pin GPIO_PIN_9
#define SAI2_I2C1_SDA_GPIO_Port GPIOB
#define NC1_Pin GPIO_PIN_7
#define NC1_GPIO_Port GPIOB
#define QSPI_NCS_Pin GPIO_PIN_6
#define QSPI_NCS_GPIO_Port GPIOB
#define SAI2_INT_Pin GPIO_PIN_15
#define SAI2_INT_GPIO_Port GPIOG
#define PMOD_GPIO_0_Pin GPIO_PIN_12
#define PMOD_GPIO_0_GPIO_Port GPIOG
#define SAI2_SD_B_Pin GPIO_PIN_10
#define SAI2_SD_B_GPIO_Port GPIOG
#define WIFI_GPIO_2_Pin GPIO_PIN_6
#define WIFI_GPIO_2_GPIO_Port GPIOD
#define LCD_PSRAM_D2_Pin GPIO_PIN_0
#define LCD_PSRAM_D2_GPIO_Port GPIOD
#define STMOD_UART4_RXD_s_Pin GPIO_PIN_11
#define STMOD_UART4_RXD_s_GPIO_Port GPIOC
#define QSPI_D1_Pin GPIO_PIN_10
#define QSPI_D1_GPIO_Port GPIOC
#define SAI2_FS_A_Pin GPIO_PIN_7
#define SAI2_FS_A_GPIO_Port GPIOI
#define SAI2_SD_A_Pin GPIO_PIN_6
#define SAI2_SD_A_GPIO_Port GPIOI
#define SAI2_SCK_A_Pin GPIO_PIN_5
#define SAI2_SCK_A_GPIO_Port GPIOI
#define LCD_NE_Pin GPIO_PIN_9
#define LCD_NE_GPIO_Port GPIOG
#define LCD_PSRAM_NWE_Pin GPIO_PIN_5
#define LCD_PSRAM_NWE_GPIO_Port GPIOD
#define LCD_PSRAM_D3_Pin GPIO_PIN_1
#define LCD_PSRAM_D3_GPIO_Port GPIOD
#define PMOD_SPI2_MOSI_Pin GPIO_PIN_3
#define PMOD_SPI2_MOSI_GPIO_Port GPIOI
#define PMOD_SPI2_MISO_Pin GPIO_PIN_2
#define PMOD_SPI2_MISO_GPIO_Port GPIOI
#define CTP_INT_Pin GPIO_PIN_9
#define CTP_INT_GPIO_Port GPIOI
#define SAI2_MCLK_A_Pin GPIO_PIN_4
#define SAI2_MCLK_A_GPIO_Port GPIOI
#define LCD_PSRAM_NWED4_Pin GPIO_PIN_4
#define LCD_PSRAM_NWED4_GPIO_Port GPIOD
#define WIFI_CH_PD_Pin GPIO_PIN_3
#define WIFI_CH_PD_GPIO_Port GPIOD
#define UART_RXD_WIFI_TX_Pin GPIO_PIN_2
#define UART_RXD_WIFI_TX_GPIO_Port GPIOD
#define PMOD_SEL_0_Pin GPIO_PIN_15
#define PMOD_SEL_0_GPIO_Port GPIOH
#define PMOD_SPI2_SCK_Pin GPIO_PIN_1
#define PMOD_SPI2_SCK_GPIO_Port GPIOI
#define USB_OTG_FS_ID_Pin GPIO_PIN_10
#define USB_OTG_FS_ID_GPIO_Port GPIOA
#define PSRAM_A0_Pin GPIO_PIN_0
#define PSRAM_A0_GPIO_Port GPIOF
#define STMOD_UART4_TXD_Pin GPIO_PIN_13
#define STMOD_UART4_TXD_GPIO_Port GPIOH
#define STMOD_UART4_RXD_Pin GPIO_PIN_14
#define STMOD_UART4_RXD_GPIO_Port GPIOH
#define PMOD_SPI2_NSS_Pin GPIO_PIN_0
#define PMOD_SPI2_NSS_GPIO_Port GPIOI
#define PMOD_GPIO_1_Pin GPIO_PIN_2
#define PMOD_GPIO_1_GPIO_Port GPIOH
#define QSPI_D0_Pin GPIO_PIN_9
#define QSPI_D0_GPIO_Port GPIOC
#define CTP_SCL_Pin GPIO_PIN_8
#define CTP_SCL_GPIO_Port GPIOA
#define ARD_D4_GPIO_Pin GPIO_PIN_3
#define ARD_D4_GPIO_GPIO_Port GPIOH
#define LCD_TE_INT_Pin GPIO_PIN_8
#define LCD_TE_INT_GPIO_Port GPIOC
#define VCP_RX_Pin GPIO_PIN_7
#define VCP_RX_GPIO_Port GPIOC
#define PSRAM_A2_Pin GPIO_PIN_2
#define PSRAM_A2_GPIO_Port GPIOF
#define PSRAM_A1_Pin GPIO_PIN_1
#define PSRAM_A1_GPIO_Port GPIOF
#define ARD_D15_STMOD_I2C2_SCL_Pin GPIO_PIN_4
#define ARD_D15_STMOD_I2C2_SCL_GPIO_Port GPIOH
#define USB_OTGFS_PPWR_EN_Pin GPIO_PIN_8
#define USB_OTGFS_PPWR_EN_GPIO_Port GPIOG
#define VCP_TX_Pin GPIO_PIN_6
#define VCP_TX_GPIO_Port GPIOC
#define PSRAM_A3_Pin GPIO_PIN_3
#define PSRAM_A3_GPIO_Port GPIOF
#define PSRAM_A4_Pin GPIO_PIN_4
#define PSRAM_A4_GPIO_Port GPIOF
#define ARD_D14_STMOD_I2C2_SDA_Pin GPIO_PIN_5
#define ARD_D14_STMOD_I2C2_SDA_GPIO_Port GPIOH
#define PMOD_UART7_TXD_Pin GPIO_PIN_7
#define PMOD_UART7_TXD_GPIO_Port GPIOF
#define PMOD_UART7_RXD_Pin GPIO_PIN_6
#define PMOD_UART7_RXD_GPIO_Port GPIOF
#define PSRAM_A5_Pin GPIO_PIN_5
#define PSRAM_A5_GPIO_Port GPIOF
#define USB_OTGHS_PPWR_EN_Pin GPIO_PIN_12
#define USB_OTGHS_PPWR_EN_GPIO_Port GPIOH
#define PSRAM_A15_Pin GPIO_PIN_5
#define PSRAM_A15_GPIO_Port GPIOG
#define PSRAM_A14_Pin GPIO_PIN_4
#define PSRAM_A14_GPIO_Port GPIOG
#define PSRAM_A13_Pin GPIO_PIN_3
#define PSRAM_A13_GPIO_Port GPIOG
#define ARD_A3_ADC3_IN8_Pin GPIO_PIN_10
#define ARD_A3_ADC3_IN8_GPIO_Port GPIOF
#define PMOD_UART7_CTS_Pin GPIO_PIN_9
#define PMOD_UART7_CTS_GPIO_Port GPIOF
#define PMOD_UART7_RTS_Pin GPIO_PIN_8
#define PMOD_UART7_RTS_GPIO_Port GPIOF
#define LCD_BL_Pin GPIO_PIN_11
#define LCD_BL_GPIO_Port GPIOH
#define USB_OTGHS_OVCR_INT_Pin GPIO_PIN_10
#define USB_OTGHS_OVCR_INT_GPIO_Port GPIOH
#define LCD_PSRAM_D1_Pin GPIO_PIN_15
#define LCD_PSRAM_D1_GPIO_Port GPIOD
#define PSRAM_A12_Pin GPIO_PIN_2
#define PSRAM_A12_GPIO_Port GPIOG
#define ARD_A4_Pin GPIO_PIN_0
#define ARD_A4_GPIO_Port GPIOC
#define ARD_A5_Pin GPIO_PIN_1
#define ARD_A5_GPIO_Port GPIOC
#define STMOD_SPI2_MISOs_Pin GPIO_PIN_2
#define STMOD_SPI2_MISOs_GPIO_Port GPIOC
#define STMOD_SPI2_MOSIs_Pin GPIO_PIN_3
#define STMOD_SPI2_MOSIs_GPIO_Port GPIOC
#define QSPI_CLK_Pin GPIO_PIN_2
#define QSPI_CLK_GPIO_Port GPIOB
#define PSRAM_A11_Pin GPIO_PIN_1
#define PSRAM_A11_GPIO_Port GPIOG
#define ARD_D9_TIM12_CH1_Pin GPIO_PIN_6
#define ARD_D9_TIM12_CH1_GPIO_Port GPIOH
#define CTP_SDA_Pin GPIO_PIN_8
#define CTP_SDA_GPIO_Port GPIOH
#define CTP_RST_Pin GPIO_PIN_9
#define CTP_RST_GPIO_Port GPIOH
#define LCD_PSRAM_D0_Pin GPIO_PIN_14
#define LCD_PSRAM_D0_GPIO_Port GPIOD
#define QSPI_D3_Pin GPIO_PIN_13
#define QSPI_D3_GPIO_Port GPIOD
#define ARD_D10_TIM2_CH2_SPI1_NSS_Pin GPIO_PIN_1
#define ARD_D10_TIM2_CH2_SPI1_NSS_GPIO_Port GPIOA
#define ARD_A1_Pin GPIO_PIN_4
#define ARD_A1_GPIO_Port GPIOA
#define ARD_A2_Pin GPIO_PIN_4
#define ARD_A2_GPIO_Port GPIOC
#define PSRAM_A7_Pin GPIO_PIN_13
#define PSRAM_A7_GPIO_Port GPIOF
#define PSRAM_A10_Pin GPIO_PIN_0
#define PSRAM_A10_GPIO_Port GPIOG
#define LCD_PSRAM_D10_Pin GPIO_PIN_13
#define LCD_PSRAM_D10_GPIO_Port GPIOE
#define LCD_RST_Pin GPIO_PIN_7
#define LCD_RST_GPIO_Port GPIOH
#define PSRAM_A17_Pin GPIO_PIN_12
#define PSRAM_A17_GPIO_Port GPIOD
#define PSRAM_A16_Pin GPIO_PIN_11
#define PSRAM_A16_GPIO_Port GPIOD
#define LCD_PSRAM_D15_Pin GPIO_PIN_10
#define LCD_PSRAM_D15_GPIO_Port GPIOD
#define ARD_D1_USART2_TX_Pin GPIO_PIN_2
#define ARD_D1_USART2_TX_GPIO_Port GPIOA
#define ARD_A0_Pin GPIO_PIN_6
#define ARD_A0_GPIO_Port GPIOA
#define ARD_D2_GPIO_Pin GPIO_PIN_5
#define ARD_D2_GPIO_GPIO_Port GPIOC
#define PSRAM_A6_Pin GPIO_PIN_12
#define PSRAM_A6_GPIO_Port GPIOF
#define PSRAM_A9_Pin GPIO_PIN_15
#define PSRAM_A9_GPIO_Port GPIOF
#define LCD_PSRAM_D5_Pin GPIO_PIN_8
#define LCD_PSRAM_D5_GPIO_Port GPIOE
#define LCD_PSRAM_D6_Pin GPIO_PIN_9
#define LCD_PSRAM_D6_GPIO_Port GPIOE
#define LCD_PSRAM_D8_Pin GPIO_PIN_11
#define LCD_PSRAM_D8_GPIO_Port GPIOE
#define LCD_PSRAM_D11_Pin GPIO_PIN_14
#define LCD_PSRAM_D11_GPIO_Port GPIOE
#define USB_OTG_HS_ID_Pin GPIO_PIN_12
#define USB_OTG_HS_ID_GPIO_Port GPIOB
#define USB_OTG_HS_VBUS_Pin GPIO_PIN_13
#define USB_OTG_HS_VBUS_GPIO_Port GPIOB
#define LCD_PSRAM_D14_Pin GPIO_PIN_9
#define LCD_PSRAM_D14_GPIO_Port GPIOD
#define LCD_PSRAM_D13_Pin GPIO_PIN_8
#define LCD_PSRAM_D13_GPIO_Port GPIOD
#define ARD_D0_USART2_RX_Pin GPIO_PIN_3
#define ARD_D0_USART2_RX_GPIO_Port GPIOA
#define SYS_LD_USER1_Pin GPIO_PIN_7
#define SYS_LD_USER1_GPIO_Port GPIOA
#define SYS_LD_USER2_Pin GPIO_PIN_1
#define SYS_LD_USER2_GPIO_Port GPIOB
#define ARD_D5_STMOD_TIM3_CH3_Pin GPIO_PIN_0
#define ARD_D5_STMOD_TIM3_CH3_GPIO_Port GPIOB
#define PMOD_RESET_Pin GPIO_PIN_11
#define PMOD_RESET_GPIO_Port GPIOF
#define PSRAM_A8_Pin GPIO_PIN_14
#define PSRAM_A8_GPIO_Port GPIOF
#define LCD_PSRAM_D4_Pin GPIO_PIN_7
#define LCD_PSRAM_D4_GPIO_Port GPIOE
#define LCD_PSRAM_D7_Pin GPIO_PIN_10
#define LCD_PSRAM_D7_GPIO_Port GPIOE
#define LCD_PSRAM_D9_Pin GPIO_PIN_12
#define LCD_PSRAM_D9_GPIO_Port GPIOE
#define LCD_PSRAM_D12_Pin GPIO_PIN_15
#define LCD_PSRAM_D12_GPIO_Port GPIOE
#define USB_OTGFS_OVCR_INT_Pin GPIO_PIN_10
#define USB_OTGFS_OVCR_INT_GPIO_Port GPIOB
#define PMOD_INT_Pin GPIO_PIN_11
#define PMOD_INT_GPIO_Port GPIOB
/* USER CODE BEGIN Private defines */
/* USER CODE END Private defines */
#ifdef __cplusplus
}
#endif
#endif /* __MAIN_H */

484
Versuch1/Core/Inc/stm32f7xx_hal_conf.h Normal file
View File

@ -0,0 +1,484 @@
/* USER CODE BEGIN Header */
/**
******************************************************************************
* @file stm32f7xx_hal_conf_template.h
* @author MCD Application Team
* @brief HAL configuration template file.
* This file should be copied to the application folder and renamed
* to stm32f7xx_hal_conf.h.
******************************************************************************
* @attention
*
* Copyright (c) 2017 STMicroelectronics.
* All rights reserved.
*
* This software is licensed under terms that can be found in the LICENSE file
* in the root directory of this software component.
* If no LICENSE file comes with this software, it is provided AS-IS.
*
******************************************************************************
*/
/* USER CODE END Header */
/* Define to prevent recursive inclusion -------------------------------------*/
#ifndef __STM32F7xx_HAL_CONF_H
#define __STM32F7xx_HAL_CONF_H
#ifdef __cplusplus
extern "C" {
#endif
/* Exported types ------------------------------------------------------------*/
/* Exported constants --------------------------------------------------------*/
/* ########################## Module Selection ############################## */
/**
* @brief This is the list of modules to be used in the HAL driver
*/
#define HAL_MODULE_ENABLED
/* #define HAL_CRYP_MODULE_ENABLED */
/* #define HAL_ADC_MODULE_ENABLED */
/* #define HAL_CAN_MODULE_ENABLED */
/* #define HAL_CEC_MODULE_ENABLED */
/* #define HAL_CRC_MODULE_ENABLED */
/* #define HAL_DAC_MODULE_ENABLED */
/* #define HAL_DCMI_MODULE_ENABLED */
/* #define HAL_DMA2D_MODULE_ENABLED */
/* #define HAL_ETH_MODULE_ENABLED */
/* #define HAL_ETH_LEGACY_MODULE_ENABLED */
/* #define HAL_NAND_MODULE_ENABLED */
/* #define HAL_NOR_MODULE_ENABLED */
/* #define HAL_SRAM_MODULE_ENABLED */
/* #define HAL_SDRAM_MODULE_ENABLED */
/* #define HAL_HASH_MODULE_ENABLED */
/* #define HAL_I2S_MODULE_ENABLED */
/* #define HAL_IWDG_MODULE_ENABLED */
/* #define HAL_LPTIM_MODULE_ENABLED */
/* #define HAL_LTDC_MODULE_ENABLED */
/* #define HAL_QSPI_MODULE_ENABLED */
/* #define HAL_RNG_MODULE_ENABLED */
/* #define HAL_RTC_MODULE_ENABLED */
/* #define HAL_SAI_MODULE_ENABLED */
/* #define HAL_SD_MODULE_ENABLED */
/* #define HAL_MMC_MODULE_ENABLED */
/* #define HAL_SPDIFRX_MODULE_ENABLED */
/* #define HAL_SPI_MODULE_ENABLED */
#define HAL_TIM_MODULE_ENABLED
#define HAL_UART_MODULE_ENABLED
/* #define HAL_USART_MODULE_ENABLED */
/* #define HAL_IRDA_MODULE_ENABLED */
/* #define HAL_SMARTCARD_MODULE_ENABLED */
/* #define HAL_WWDG_MODULE_ENABLED */
/* #define HAL_PCD_MODULE_ENABLED */
/* #define HAL_HCD_MODULE_ENABLED */
/* #define HAL_DFSDM_MODULE_ENABLED */
/* #define HAL_DSI_MODULE_ENABLED */
/* #define HAL_JPEG_MODULE_ENABLED */
/* #define HAL_MDIOS_MODULE_ENABLED */
/* #define HAL_SMBUS_MODULE_ENABLED */
/* #define HAL_EXTI_MODULE_ENABLED */
#define HAL_GPIO_MODULE_ENABLED
#define HAL_EXTI_MODULE_ENABLED
#define HAL_DMA_MODULE_ENABLED
#define HAL_RCC_MODULE_ENABLED
#define HAL_FLASH_MODULE_ENABLED
#define HAL_PWR_MODULE_ENABLED
#define HAL_I2C_MODULE_ENABLED
#define HAL_CORTEX_MODULE_ENABLED
/* ########################## HSE/HSI Values adaptation ##################### */
/**
* @brief Adjust the value of External High Speed oscillator (HSE) used in your application.
* This value is used by the RCC HAL module to compute the system frequency
* (when HSE is used as system clock source, directly or through the PLL).
*/
#if !defined (HSE_VALUE)
#define HSE_VALUE ((uint32_t)25000000U) /*!< Value of the External oscillator in Hz */
#endif /* HSE_VALUE */
#if !defined (HSE_STARTUP_TIMEOUT)
#define HSE_STARTUP_TIMEOUT ((uint32_t)100U) /*!< Time out for HSE start up, in ms */
#endif /* HSE_STARTUP_TIMEOUT */
/**
* @brief Internal High Speed oscillator (HSI) value.
* This value is used by the RCC HAL module to compute the system frequency
* (when HSI is used as system clock source, directly or through the PLL).
*/
#if !defined (HSI_VALUE)
#define HSI_VALUE ((uint32_t)16000000U) /*!< Value of the Internal oscillator in Hz*/
#endif /* HSI_VALUE */
/**
* @brief Internal Low Speed oscillator (LSI) value.
*/
#if !defined (LSI_VALUE)
#define LSI_VALUE ((uint32_t)32000U) /*!< LSI Typical Value in Hz*/
#endif /* LSI_VALUE */ /*!< Value of the Internal Low Speed oscillator in Hz
The real value may vary depending on the variations
in voltage and temperature. */
/**
* @brief External Low Speed oscillator (LSE) value.
*/
#if !defined (LSE_VALUE)
#define LSE_VALUE ((uint32_t)32768U) /*!< Value of the External Low Speed oscillator in Hz */
#endif /* LSE_VALUE */
#if !defined (LSE_STARTUP_TIMEOUT)
#define LSE_STARTUP_TIMEOUT ((uint32_t)5000U) /*!< Time out for LSE start up, in ms */
#endif /* LSE_STARTUP_TIMEOUT */
/**
* @brief External clock source for I2S peripheral
* This value is used by the I2S HAL module to compute the I2S clock source
* frequency, this source is inserted directly through I2S_CKIN pad.
*/
#if !defined (EXTERNAL_CLOCK_VALUE)
#define EXTERNAL_CLOCK_VALUE ((uint32_t)12288000U) /*!< Value of the Internal oscillator in Hz*/
#endif /* EXTERNAL_CLOCK_VALUE */
/* Tip: To avoid modifying this file each time you need to use different HSE,
=== you can define the HSE value in your toolchain compiler preprocessor. */
/* ########################### System Configuration ######################### */
/**
* @brief This is the HAL system configuration section
*/
#define VDD_VALUE 3300U /*!< Value of VDD in mv */
#define TICK_INT_PRIORITY ((uint32_t)15U) /*!< tick interrupt priority */
#define USE_RTOS 0U
#define PREFETCH_ENABLE 0U
#define ART_ACCELERATOR_ENABLE 0U /* To enable instruction cache and prefetch */
#define USE_HAL_ADC_REGISTER_CALLBACKS 0U /* ADC register callback disabled */
#define USE_HAL_CAN_REGISTER_CALLBACKS 0U /* CAN register callback disabled */
#define USE_HAL_CEC_REGISTER_CALLBACKS 0U /* CEC register callback disabled */
#define USE_HAL_CRYP_REGISTER_CALLBACKS 0U /* CRYP register callback disabled */
#define USE_HAL_DAC_REGISTER_CALLBACKS 0U /* DAC register callback disabled */
#define USE_HAL_DCMI_REGISTER_CALLBACKS 0U /* DCMI register callback disabled */
#define USE_HAL_DFSDM_REGISTER_CALLBACKS 0U /* DFSDM register callback disabled */
#define USE_HAL_DMA2D_REGISTER_CALLBACKS 0U /* DMA2D register callback disabled */
#define USE_HAL_DSI_REGISTER_CALLBACKS 0U /* DSI register callback disabled */
#define USE_HAL_ETH_REGISTER_CALLBACKS 0U /* ETH register callback disabled */
#define USE_HAL_HASH_REGISTER_CALLBACKS 0U /* HASH register callback disabled */
#define USE_HAL_HCD_REGISTER_CALLBACKS 0U /* HCD register callback disabled */
#define USE_HAL_I2C_REGISTER_CALLBACKS 0U /* I2C register callback disabled */
#define USE_HAL_I2S_REGISTER_CALLBACKS 0U /* I2S register callback disabled */
#define USE_HAL_IRDA_REGISTER_CALLBACKS 0U /* IRDA register callback disabled */
#define USE_HAL_JPEG_REGISTER_CALLBACKS 0U /* JPEG register callback disabled */
#define USE_HAL_LPTIM_REGISTER_CALLBACKS 0U /* LPTIM register callback disabled */
#define USE_HAL_LTDC_REGISTER_CALLBACKS 0U /* LTDC register callback disabled */
#define USE_HAL_MDIOS_REGISTER_CALLBACKS 0U /* MDIOS register callback disabled */
#define USE_HAL_MMC_REGISTER_CALLBACKS 0U /* MMC register callback disabled */
#define USE_HAL_NAND_REGISTER_CALLBACKS 0U /* NAND register callback disabled */
#define USE_HAL_NOR_REGISTER_CALLBACKS 0U /* NOR register callback disabled */
#define USE_HAL_PCD_REGISTER_CALLBACKS 0U /* PCD register callback disabled */
#define USE_HAL_QSPI_REGISTER_CALLBACKS 0U /* QSPI register callback disabled */
#define USE_HAL_RNG_REGISTER_CALLBACKS 0U /* RNG register callback disabled */
#define USE_HAL_RTC_REGISTER_CALLBACKS 0U /* RTC register callback disabled */
#define USE_HAL_SAI_REGISTER_CALLBACKS 0U /* SAI register callback disabled */
#define USE_HAL_SD_REGISTER_CALLBACKS 0U /* SD register callback disabled */
#define USE_HAL_SMARTCARD_REGISTER_CALLBACKS 0U /* SMARTCARD register callback disabled */
#define USE_HAL_SDRAM_REGISTER_CALLBACKS 0U /* SDRAM register callback disabled */
#define USE_HAL_SRAM_REGISTER_CALLBACKS 0U /* SRAM register callback disabled */
#define USE_HAL_SPDIFRX_REGISTER_CALLBACKS 0U /* SPDIFRX register callback disabled */
#define USE_HAL_SMBUS_REGISTER_CALLBACKS 0U /* SMBUS register callback disabled */
#define USE_HAL_SPI_REGISTER_CALLBACKS 0U /* SPI register callback disabled */
#define USE_HAL_TIM_REGISTER_CALLBACKS 0U /* TIM register callback disabled */
#define USE_HAL_UART_REGISTER_CALLBACKS 0U /* UART register callback disabled */
#define USE_HAL_USART_REGISTER_CALLBACKS 0U /* USART register callback disabled */
#define USE_HAL_WWDG_REGISTER_CALLBACKS 0U /* WWDG register callback disabled */
/* ########################## Assert Selection ############################## */
/**
* @brief Uncomment the line below to expanse the "assert_param" macro in the
* HAL drivers code
*/
/* #define USE_FULL_ASSERT 1U */
/* ################## Ethernet peripheral configuration ##################### */
/* Section 1 : Ethernet peripheral configuration */
/* MAC ADDRESS: MAC_ADDR0:MAC_ADDR1:MAC_ADDR2:MAC_ADDR3:MAC_ADDR4:MAC_ADDR5 */
#define MAC_ADDR0 2U
#define MAC_ADDR1 0U
#define MAC_ADDR2 0U
#define MAC_ADDR3 0U
#define MAC_ADDR4 0U
#define MAC_ADDR5 0U
/* Definition of the Ethernet driver buffers size and count */
#define ETH_RX_BUF_SIZE ETH_MAX_PACKET_SIZE /* buffer size for receive */
#define ETH_TX_BUF_SIZE ETH_MAX_PACKET_SIZE /* buffer size for transmit */
#define ETH_RXBUFNB ((uint32_t)4U) /* 4 Rx buffers of size ETH_RX_BUF_SIZE */
#define ETH_TXBUFNB ((uint32_t)4U) /* 4 Tx buffers of size ETH_TX_BUF_SIZE */
/* Section 2: PHY configuration section */
/* DP83848_PHY_ADDRESS Address*/
#define DP83848_PHY_ADDRESS
/* PHY Reset delay these values are based on a 1 ms Systick interrupt*/
#define PHY_RESET_DELAY ((uint32_t)0x000000FFU)
/* PHY Configuration delay */
#define PHY_CONFIG_DELAY ((uint32_t)0x00000FFFU)
#define PHY_READ_TO ((uint32_t)0x0000FFFFU)
#define PHY_WRITE_TO ((uint32_t)0x0000FFFFU)
/* Section 3: Common PHY Registers */
#define PHY_BCR ((uint16_t)0x0000U) /*!< Transceiver Basic Control Register */
#define PHY_BSR ((uint16_t)0x0001U) /*!< Transceiver Basic Status Register */
#define PHY_RESET ((uint16_t)0x8000U) /*!< PHY Reset */
#define PHY_LOOPBACK ((uint16_t)0x4000U) /*!< Select loop-back mode */
#define PHY_FULLDUPLEX_100M ((uint16_t)0x2100U) /*!< Set the full-duplex mode at 100 Mb/s */
#define PHY_HALFDUPLEX_100M ((uint16_t)0x2000U) /*!< Set the half-duplex mode at 100 Mb/s */
#define PHY_FULLDUPLEX_10M ((uint16_t)0x0100U) /*!< Set the full-duplex mode at 10 Mb/s */
#define PHY_HALFDUPLEX_10M ((uint16_t)0x0000U) /*!< Set the half-duplex mode at 10 Mb/s */
#define PHY_AUTONEGOTIATION ((uint16_t)0x1000U) /*!< Enable auto-negotiation function */
#define PHY_RESTART_AUTONEGOTIATION ((uint16_t)0x0200U) /*!< Restart auto-negotiation function */
#define PHY_POWERDOWN ((uint16_t)0x0800U) /*!< Select the power down mode */
#define PHY_ISOLATE ((uint16_t)0x0400U) /*!< Isolate PHY from MII */
#define PHY_AUTONEGO_COMPLETE ((uint16_t)0x0020U) /*!< Auto-Negotiation process completed */
#define PHY_LINKED_STATUS ((uint16_t)0x0004U) /*!< Valid link established */
#define PHY_JABBER_DETECTION ((uint16_t)0x0002U) /*!< Jabber condition detected */
/* Section 4: Extended PHY Registers */
#define PHY_SR ((uint16_t)) /*!< PHY status register Offset */
#define PHY_SPEED_STATUS ((uint16_t)) /*!< PHY Speed mask */
#define PHY_DUPLEX_STATUS ((uint16_t)) /*!< PHY Duplex mask */
/* ################## SPI peripheral configuration ########################## */
/* CRC FEATURE: Use to activate CRC feature inside HAL SPI Driver
* Activated: CRC code is present inside driver
* Deactivated: CRC code cleaned from driver
*/
#define USE_SPI_CRC 0U
/* Includes ------------------------------------------------------------------*/
/**
* @brief Include module's header file
*/
#ifdef HAL_RCC_MODULE_ENABLED
#include "stm32f7xx_hal_rcc.h"
#endif /* HAL_RCC_MODULE_ENABLED */
#ifdef HAL_EXTI_MODULE_ENABLED
#include "stm32f7xx_hal_exti.h"
#endif /* HAL_EXTI_MODULE_ENABLED */
#ifdef HAL_GPIO_MODULE_ENABLED
#include "stm32f7xx_hal_gpio.h"
#endif /* HAL_GPIO_MODULE_ENABLED */
#ifdef HAL_DMA_MODULE_ENABLED
#include "stm32f7xx_hal_dma.h"
#endif /* HAL_DMA_MODULE_ENABLED */
#ifdef HAL_CORTEX_MODULE_ENABLED
#include "stm32f7xx_hal_cortex.h"
#endif /* HAL_CORTEX_MODULE_ENABLED */
#ifdef HAL_ADC_MODULE_ENABLED
#include "stm32f7xx_hal_adc.h"
#endif /* HAL_ADC_MODULE_ENABLED */
#ifdef HAL_CAN_MODULE_ENABLED
#include "stm32f7xx_hal_can.h"
#endif /* HAL_CAN_MODULE_ENABLED */
#ifdef HAL_CEC_MODULE_ENABLED
#include "stm32f7xx_hal_cec.h"
#endif /* HAL_CEC_MODULE_ENABLED */
#ifdef HAL_CRC_MODULE_ENABLED
#include "stm32f7xx_hal_crc.h"
#endif /* HAL_CRC_MODULE_ENABLED */
#ifdef HAL_CRYP_MODULE_ENABLED
#include "stm32f7xx_hal_cryp.h"
#endif /* HAL_CRYP_MODULE_ENABLED */
#ifdef HAL_DMA2D_MODULE_ENABLED
#include "stm32f7xx_hal_dma2d.h"
#endif /* HAL_DMA2D_MODULE_ENABLED */
#ifdef HAL_DAC_MODULE_ENABLED
#include "stm32f7xx_hal_dac.h"
#endif /* HAL_DAC_MODULE_ENABLED */
#ifdef HAL_DCMI_MODULE_ENABLED
#include "stm32f7xx_hal_dcmi.h"
#endif /* HAL_DCMI_MODULE_ENABLED */
#ifdef HAL_ETH_MODULE_ENABLED
#include "stm32f7xx_hal_eth.h"
#endif /* HAL_ETH_MODULE_ENABLED */
#ifdef HAL_ETH_LEGACY_MODULE_ENABLED
#include "stm32f7xx_hal_eth_legacy.h"
#endif /* HAL_ETH_LEGACY_MODULE_ENABLED */
#ifdef HAL_FLASH_MODULE_ENABLED
#include "stm32f7xx_hal_flash.h"
#endif /* HAL_FLASH_MODULE_ENABLED */
#ifdef HAL_SRAM_MODULE_ENABLED
#include "stm32f7xx_hal_sram.h"
#endif /* HAL_SRAM_MODULE_ENABLED */
#ifdef HAL_NOR_MODULE_ENABLED
#include "stm32f7xx_hal_nor.h"
#endif /* HAL_NOR_MODULE_ENABLED */
#ifdef HAL_NAND_MODULE_ENABLED
#include "stm32f7xx_hal_nand.h"
#endif /* HAL_NAND_MODULE_ENABLED */
#ifdef HAL_SDRAM_MODULE_ENABLED
#include "stm32f7xx_hal_sdram.h"
#endif /* HAL_SDRAM_MODULE_ENABLED */
#ifdef HAL_HASH_MODULE_ENABLED
#include "stm32f7xx_hal_hash.h"
#endif /* HAL_HASH_MODULE_ENABLED */
#ifdef HAL_I2C_MODULE_ENABLED
#include "stm32f7xx_hal_i2c.h"
#endif /* HAL_I2C_MODULE_ENABLED */
#ifdef HAL_I2S_MODULE_ENABLED
#include "stm32f7xx_hal_i2s.h"
#endif /* HAL_I2S_MODULE_ENABLED */
#ifdef HAL_IWDG_MODULE_ENABLED
#include "stm32f7xx_hal_iwdg.h"
#endif /* HAL_IWDG_MODULE_ENABLED */
#ifdef HAL_LPTIM_MODULE_ENABLED
#include "stm32f7xx_hal_lptim.h"
#endif /* HAL_LPTIM_MODULE_ENABLED */
#ifdef HAL_LTDC_MODULE_ENABLED
#include "stm32f7xx_hal_ltdc.h"
#endif /* HAL_LTDC_MODULE_ENABLED */
#ifdef HAL_PWR_MODULE_ENABLED
#include "stm32f7xx_hal_pwr.h"
#endif /* HAL_PWR_MODULE_ENABLED */
#ifdef HAL_QSPI_MODULE_ENABLED
#include "stm32f7xx_hal_qspi.h"
#endif /* HAL_QSPI_MODULE_ENABLED */
#ifdef HAL_RNG_MODULE_ENABLED
#include "stm32f7xx_hal_rng.h"
#endif /* HAL_RNG_MODULE_ENABLED */
#ifdef HAL_RTC_MODULE_ENABLED
#include "stm32f7xx_hal_rtc.h"
#endif /* HAL_RTC_MODULE_ENABLED */
#ifdef HAL_SAI_MODULE_ENABLED
#include "stm32f7xx_hal_sai.h"
#endif /* HAL_SAI_MODULE_ENABLED */
#ifdef HAL_SD_MODULE_ENABLED
#include "stm32f7xx_hal_sd.h"
#endif /* HAL_SD_MODULE_ENABLED */
#ifdef HAL_MMC_MODULE_ENABLED
#include "stm32f7xx_hal_mmc.h"
#endif /* HAL_MMC_MODULE_ENABLED */
#ifdef HAL_SPDIFRX_MODULE_ENABLED
#include "stm32f7xx_hal_spdifrx.h"
#endif /* HAL_SPDIFRX_MODULE_ENABLED */
#ifdef HAL_SPI_MODULE_ENABLED
#include "stm32f7xx_hal_spi.h"
#endif /* HAL_SPI_MODULE_ENABLED */
#ifdef HAL_TIM_MODULE_ENABLED
#include "stm32f7xx_hal_tim.h"
#endif /* HAL_TIM_MODULE_ENABLED */
#ifdef HAL_UART_MODULE_ENABLED
#include "stm32f7xx_hal_uart.h"
#endif /* HAL_UART_MODULE_ENABLED */
#ifdef HAL_USART_MODULE_ENABLED
#include "stm32f7xx_hal_usart.h"
#endif /* HAL_USART_MODULE_ENABLED */
#ifdef HAL_IRDA_MODULE_ENABLED
#include "stm32f7xx_hal_irda.h"
#endif /* HAL_IRDA_MODULE_ENABLED */
#ifdef HAL_SMARTCARD_MODULE_ENABLED
#include "stm32f7xx_hal_smartcard.h"
#endif /* HAL_SMARTCARD_MODULE_ENABLED */
#ifdef HAL_WWDG_MODULE_ENABLED
#include "stm32f7xx_hal_wwdg.h"
#endif /* HAL_WWDG_MODULE_ENABLED */
#ifdef HAL_PCD_MODULE_ENABLED
#include "stm32f7xx_hal_pcd.h"
#endif /* HAL_PCD_MODULE_ENABLED */
#ifdef HAL_HCD_MODULE_ENABLED
#include "stm32f7xx_hal_hcd.h"
#endif /* HAL_HCD_MODULE_ENABLED */
#ifdef HAL_DFSDM_MODULE_ENABLED
#include "stm32f7xx_hal_dfsdm.h"
#endif /* HAL_DFSDM_MODULE_ENABLED */
#ifdef HAL_DSI_MODULE_ENABLED
#include "stm32f7xx_hal_dsi.h"
#endif /* HAL_DSI_MODULE_ENABLED */
#ifdef HAL_JPEG_MODULE_ENABLED
#include "stm32f7xx_hal_jpeg.h"
#endif /* HAL_JPEG_MODULE_ENABLED */
#ifdef HAL_MDIOS_MODULE_ENABLED
#include "stm32f7xx_hal_mdios.h"
#endif /* HAL_MDIOS_MODULE_ENABLED */
#ifdef HAL_SMBUS_MODULE_ENABLED
#include "stm32f7xx_hal_smbus.h"
#endif /* HAL_SMBUS_MODULE_ENABLED */
/* Exported macro ------------------------------------------------------------*/
#ifdef USE_FULL_ASSERT
/**
* @brief The assert_param macro is used for function's parameters check.
* @param expr: If expr is false, it calls assert_failed function
* which reports the name of the source file and the source
* line number of the call that failed.
* If expr is true, it returns no value.
* @retval None
*/
#define assert_param(expr) ((expr) ? (void)0U : assert_failed((uint8_t *)__FILE__, __LINE__))
/* Exported functions ------------------------------------------------------- */
void assert_failed(uint8_t* file, uint32_t line);
#else
#define assert_param(expr) ((void)0U)
#endif /* USE_FULL_ASSERT */
#ifdef __cplusplus
}
#endif
#endif /* __STM32F7xx_HAL_CONF_H */

67
Versuch1/Core/Inc/stm32f7xx_it.h Normal file
View File

@ -0,0 +1,67 @@
/* USER CODE BEGIN Header */
/**
******************************************************************************
* @file stm32f7xx_it.h
* @brief This file contains the headers of the interrupt handlers.
******************************************************************************
* @attention
*
* Copyright (c) 2025 STMicroelectronics.
* All rights reserved.
*
* This software is licensed under terms that can be found in the LICENSE file
* in the root directory of this software component.
* If no LICENSE file comes with this software, it is provided AS-IS.
*
******************************************************************************
*/
/* USER CODE END Header */
/* Define to prevent recursive inclusion -------------------------------------*/
#ifndef __STM32F7xx_IT_H
#define __STM32F7xx_IT_H
#ifdef __cplusplus
extern "C" {
#endif
/* Private includes ----------------------------------------------------------*/
/* USER CODE BEGIN Includes */
/* USER CODE END Includes */
/* Exported types ------------------------------------------------------------*/
/* USER CODE BEGIN ET */
/* USER CODE END ET */
/* Exported constants --------------------------------------------------------*/
/* USER CODE BEGIN EC */
/* USER CODE END EC */
/* Exported macro ------------------------------------------------------------*/
/* USER CODE BEGIN EM */
/* USER CODE END EM */
/* Exported functions prototypes ---------------------------------------------*/
void NMI_Handler(void);
void HardFault_Handler(void);
void MemManage_Handler(void);
void BusFault_Handler(void);
void UsageFault_Handler(void);
void SVC_Handler(void);
void DebugMon_Handler(void);
void PendSV_Handler(void);
void SysTick_Handler(void);
void TIM8_TRG_COM_TIM14_IRQHandler(void);
/* USER CODE BEGIN EFP */
/* USER CODE END EFP */
#ifdef __cplusplus
}
#endif
#endif /* __STM32F7xx_IT_H */

745
Versuch1/Core/Src/main.c Normal file
View File

@ -0,0 +1,745 @@
/* USER CODE BEGIN Header */
/**
******************************************************************************
* @file : main.c
* @brief : Main program body
******************************************************************************
* @attention
*
* Copyright (c) 2025 STMicroelectronics.
* All rights reserved.
*
* This software is licensed under terms that can be found in the LICENSE file
* in the root directory of this software component.
* If no LICENSE file comes with this software, it is provided AS-IS.
*
******************************************************************************
*/
/* USER CODE END Header */
/* Includes ------------------------------------------------------------------*/
#include "main.h"
/* Private includes ----------------------------------------------------------*/
/* USER CODE BEGIN Includes */
/* USER CODE END Includes */
/* Private typedef -----------------------------------------------------------*/
/* USER CODE BEGIN PTD */
/* USER CODE END PTD */
/* Private define ------------------------------------------------------------*/
/* USER CODE BEGIN PD */
#define LED_RED_GPIO_PORT GPIOA
#define LED_RED_GPIO_PIN GPIO_PIN_7
#define LED_BLUE_GPIO_PORT GPIOA
#define LED_BLUE_GPIO_PIN GPIO_PIN_5
#define BUTTON_GPIO_PORT GPIOA
#define BUTTON_GPIO_PIN GPIO_PIN_0
/* USER CODE END PD */
/* Private macro -------------------------------------------------------------*/
/* USER CODE BEGIN PM */
/* USER CODE END PM */
/* Private variables ---------------------------------------------------------*/
UART_HandleTypeDef huart6;
/* USER CODE BEGIN PV */
char Namen[] = "Jonas Schoenberger, Moritz Rambold";
/* USER CODE END PV */
/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
static void MX_GPIO_Init(void);
static void MX_USART6_UART_Init(void);
/* USER CODE BEGIN PFP */
int _write( int file, char *ptr, int len );
/* USER CODE END PFP */
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write( int file, char *ptr, int len ){
HAL_UART_Transmit(&huart6, (uint8_t*)ptr, len, 1000);
return len;
}
// get time in ms passed since a timestamp
uint32_t time_msPassedSince(uint32_t timestampOld)
{
return (uint32_t)(HAL_GetTick() - timestampOld);
}
/* USER CODE END 0 */
/**
* @brief The application entry point.
* @retval int
*/
int main(void)
{
/* USER CODE BEGIN 1 */
/* USER CODE END 1 */
/* MCU Configuration--------------------------------------------------------*/
/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
HAL_Init();
/* USER CODE BEGIN Init */
/* USER CODE END Init */
/* Configure the system clock */
SystemClock_Config();
/* USER CODE BEGIN SysInit */
/* USER CODE END SysInit */
/* Initialize all configured peripherals */
MX_GPIO_Init();
MX_USART6_UART_Init();
/* USER CODE BEGIN 2 */
// local variables
uint32_t timestamp_lastBlinked = HAL_GetTick();
uint32_t timestamp_lastButtonPolled = timestamp_lastBlinked;
uint32_t timestamp_lastHelloPrinted = timestamp_lastBlinked;
uint8_t printCount = 0;
/* USER CODE END 2 */
/* Infinite loop */
/* USER CODE BEGIN WHILE */
while (1)
{
// blink blue led (toggle state every 500ms)
if (time_msPassedSince(timestamp_lastBlinked) >= 500) {
//HAL_GPIO_TogglePin(LED_BLUE_GPIO_PORT, LED_BLUE_GPIO_PIN);
HAL_GPIO_TogglePin(LED_BLUE_GPIO_PORT, LED_BLUE_GPIO_PIN);
//printf("toggle blue led\n\r");
timestamp_lastBlinked = HAL_GetTick();
}
// poll button every 25ms and set red-led accordingly
if (time_msPassedSince(timestamp_lastButtonPolled) >= 25) {
GPIO_PinState buttonState = HAL_GPIO_ReadPin(BUTTON_GPIO_PORT, BUTTON_GPIO_PIN);
//printf("buttonState = %d\n\r", buttonState);
HAL_GPIO_WritePin(LED_RED_GPIO_PORT, LED_RED_GPIO_PIN, buttonState);
timestamp_lastButtonPolled = HAL_GetTick();
}
// print "Hallo Welt" via UART every 1000ms
if (time_msPassedSince(timestamp_lastHelloPrinted) >= 1000) {
printf("Hallo Welt %d\n\r", printCount++);
timestamp_lastHelloPrinted = HAL_GetTick();
}
/* USER CODE END WHILE */
/* USER CODE BEGIN 3 */
}
/* USER CODE END 3 */
}
/**
* @brief System Clock Configuration
* @retval None
*/
void SystemClock_Config(void)
{
RCC_OscInitTypeDef RCC_OscInitStruct = {0};
RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
/** Configure LSE Drive Capability
*/
HAL_PWR_EnableBkUpAccess();
/** Configure the main internal regulator output voltage
*/
__HAL_RCC_PWR_CLK_ENABLE();
__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
/** Initializes the RCC Oscillators according to the specified parameters
* in the RCC_OscInitTypeDef structure.
*/
RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
RCC_OscInitStruct.HSEState = RCC_HSE_ON;
RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
RCC_OscInitStruct.PLL.PLLM = 25;
RCC_OscInitStruct.PLL.PLLN = 432;
RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
RCC_OscInitStruct.PLL.PLLQ = 9;
if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
{
Error_Handler();
}
/** Activate the Over-Drive mode
*/
if (HAL_PWREx_EnableOverDrive() != HAL_OK)
{
Error_Handler();
}
/** Initializes the CPU, AHB and APB buses clocks
*/
RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
{
Error_Handler();
}
}
/**
* @brief USART6 Initialization Function
* @param None
* @retval None
*/
static void MX_USART6_UART_Init(void)
{
/* USER CODE BEGIN USART6_Init 0 */
/* USER CODE END USART6_Init 0 */
/* USER CODE BEGIN USART6_Init 1 */
/* USER CODE END USART6_Init 1 */
huart6.Instance = USART6;
huart6.Init.BaudRate = 115200;
huart6.Init.WordLength = UART_WORDLENGTH_8B;
huart6.Init.StopBits = UART_STOPBITS_1;
huart6.Init.Parity = UART_PARITY_NONE;
huart6.Init.Mode = UART_MODE_TX_RX;
huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
huart6.Init.OverSampling = UART_OVERSAMPLING_16;
huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
if (HAL_UART_Init(&huart6) != HAL_OK)
{
Error_Handler();
}
/* USER CODE BEGIN USART6_Init 2 */
/* USER CODE END USART6_Init 2 */
}
/**
* @brief GPIO Initialization Function
* @param None
* @retval None
*/
static void MX_GPIO_Init(void)
{
GPIO_InitTypeDef GPIO_InitStruct = {0};
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */
/* GPIO Ports Clock Enable */
__HAL_RCC_GPIOE_CLK_ENABLE();
__HAL_RCC_GPIOB_CLK_ENABLE();
__HAL_RCC_GPIOG_CLK_ENABLE();
__HAL_RCC_GPIOD_CLK_ENABLE();
__HAL_RCC_GPIOC_CLK_ENABLE();
__HAL_RCC_GPIOA_CLK_ENABLE();
__HAL_RCC_GPIOI_CLK_ENABLE();
__HAL_RCC_GPIOH_CLK_ENABLE();
__HAL_RCC_GPIOF_CLK_ENABLE();
/*Configure GPIO pin Output Level */
HAL_GPIO_WritePin(GPIOE, ARD_D7_GPIO_Pin|ARD_D8_GPIO_Pin, GPIO_PIN_RESET);
/*Configure GPIO pin Output Level */
HAL_GPIO_WritePin(GPIOG, WIFI_RST_Pin|WIFI_GPIO_0_Pin|PMOD_GPIO_0_Pin|USB_OTGFS_PPWR_EN_Pin, GPIO_PIN_RESET);
/*Configure GPIO pin Output Level */
HAL_GPIO_WritePin(GPIOD, WIFI_GPIO_2_Pin|WIFI_CH_PD_Pin, GPIO_PIN_RESET);
/*Configure GPIO pin Output Level */
HAL_GPIO_WritePin(GPIOC, STMOD_UART4_RXD_s_Pin|ARD_D2_GPIO_Pin, GPIO_PIN_RESET);
/*Configure GPIO pin Output Level */
HAL_GPIO_WritePin(GPIOI, PMOD_SPI2_MOSI_Pin|PMOD_SPI2_MISO_Pin|GPIO_PIN_10, GPIO_PIN_RESET);
/*Configure GPIO pin Output Level */
HAL_GPIO_WritePin(GPIOH, PMOD_SEL_0_Pin|CTP_RST_Pin, GPIO_PIN_SET);
/*Configure GPIO pin Output Level */
HAL_GPIO_WritePin(GPIOA, USB_OTG_FS_ID_Pin|GPIO_PIN_5|SYS_LD_USER1_Pin, GPIO_PIN_RESET);
/*Configure GPIO pin Output Level */
HAL_GPIO_WritePin(GPIOH, PMOD_GPIO_1_Pin|ARD_D4_GPIO_Pin|USB_OTGHS_PPWR_EN_Pin|LCD_RST_Pin, GPIO_PIN_RESET);
/*Configure GPIO pin Output Level */
HAL_GPIO_WritePin(GPIOB, USB_OTG_HS_ID_Pin|SYS_LD_USER2_Pin, GPIO_PIN_RESET);
/*Configure GPIO pins : ARD_D7_GPIO_Pin ARD_D8_GPIO_Pin */
GPIO_InitStruct.Pin = ARD_D7_GPIO_Pin|ARD_D8_GPIO_Pin;
GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
GPIO_InitStruct.Pull = GPIO_NOPULL;
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
/*Configure GPIO pin : QSPI_D2_Pin */
GPIO_InitStruct.Pin = QSPI_D2_Pin;
GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
GPIO_InitStruct.Pull = GPIO_NOPULL;
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
HAL_GPIO_Init(QSPI_D2_GPIO_Port, &GPIO_InitStruct);
/*Configure GPIO pins : PSRAM_NBL1_Pin PSRAM_NBL0_Pin LCD_PSRAM_D10_Pin LCD_PSRAM_D5_Pin
LCD_PSRAM_D6_Pin LCD_PSRAM_D8_Pin LCD_PSRAM_D11_Pin LCD_PSRAM_D4_Pin
LCD_PSRAM_D7_Pin LCD_PSRAM_D9_Pin LCD_PSRAM_D12_Pin */
GPIO_InitStruct.Pin = PSRAM_NBL1_Pin|PSRAM_NBL0_Pin|LCD_PSRAM_D10_Pin|LCD_PSRAM_D5_Pin
|LCD_PSRAM_D6_Pin|LCD_PSRAM_D8_Pin|LCD_PSRAM_D11_Pin|LCD_PSRAM_D4_Pin
|LCD_PSRAM_D7_Pin|LCD_PSRAM_D9_Pin|LCD_PSRAM_D12_Pin;
GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
GPIO_InitStruct.Pull = GPIO_NOPULL;
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
/*Configure GPIO pins : SAI2_I2C1_SCL_Pin SAI2_I2C1_SDA_Pin */
GPIO_InitStruct.Pin = SAI2_I2C1_SCL_Pin|SAI2_I2C1_SDA_Pin;
GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
GPIO_InitStruct.Pull = GPIO_NOPULL;
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
/*Configure GPIO pins : ARD_D11_TIM3_CH2_SPI1_MOSI_Pin ARD_D12_SPI1_MISO_Pin */
GPIO_InitStruct.Pin = ARD_D11_TIM3_CH2_SPI1_MOSI_Pin|ARD_D12_SPI1_MISO_Pin;
GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
GPIO_InitStruct.Pull = GPIO_NOPULL;
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
/*Configure GPIO pins : WIFI_RST_Pin WIFI_GPIO_0_Pin PMOD_GPIO_0_Pin USB_OTGFS_PPWR_EN_Pin */
GPIO_InitStruct.Pin = WIFI_RST_Pin|WIFI_GPIO_0_Pin|PMOD_GPIO_0_Pin|USB_OTGFS_PPWR_EN_Pin;
GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
GPIO_InitStruct.Pull = GPIO_NOPULL;
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
/*Configure GPIO pins : PSRAM_NE1_Pin LCD_PSRAM_D2_Pin LCD_PSRAM_NWE_Pin LCD_PSRAM_D3_Pin
LCD_PSRAM_NWED4_Pin LCD_PSRAM_D1_Pin LCD_PSRAM_D0_Pin PSRAM_A17_Pin
PSRAM_A16_Pin LCD_PSRAM_D15_Pin LCD_PSRAM_D14_Pin LCD_PSRAM_D13_Pin */
GPIO_InitStruct.Pin = PSRAM_NE1_Pin|LCD_PSRAM_D2_Pin|LCD_PSRAM_NWE_Pin|LCD_PSRAM_D3_Pin
|LCD_PSRAM_NWED4_Pin|LCD_PSRAM_D1_Pin|LCD_PSRAM_D0_Pin|PSRAM_A17_Pin
|PSRAM_A16_Pin|LCD_PSRAM_D15_Pin|LCD_PSRAM_D14_Pin|LCD_PSRAM_D13_Pin;
GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
GPIO_InitStruct.Pull = GPIO_NOPULL;
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
/*Configure GPIO pin : UART_TXD_WIFI_RX_Pin */
GPIO_InitStruct.Pin = UART_TXD_WIFI_RX_Pin;
GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
GPIO_InitStruct.Pull = GPIO_NOPULL;
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
HAL_GPIO_Init(UART_TXD_WIFI_RX_GPIO_Port, &GPIO_InitStruct);
/*Configure GPIO pins : STMOD_TIM2_CH1_2_ETR_Pin ARD_D10_TIM2_CH2_SPI1_NSS_Pin */
GPIO_InitStruct.Pin = STMOD_TIM2_CH1_2_ETR_Pin|ARD_D10_TIM2_CH2_SPI1_NSS_Pin;
GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
GPIO_InitStruct.Pull = GPIO_NOPULL;
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
/*Configure GPIO pins : ARD_D3_TIM9_CH1_Pin ARD_D6_TIM9_CH2_Pin */
GPIO_InitStruct.Pin = ARD_D3_TIM9_CH1_Pin|ARD_D6_TIM9_CH2_Pin;
GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
GPIO_InitStruct.Pull = GPIO_NOPULL;
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
/*Configure GPIO pin : NC1_Pin */
GPIO_InitStruct.Pin = NC1_Pin;
GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
GPIO_InitStruct.Pull = GPIO_NOPULL;
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
HAL_GPIO_Init(NC1_GPIO_Port, &GPIO_InitStruct);
/*Configure GPIO pin : QSPI_NCS_Pin */
GPIO_InitStruct.Pin = QSPI_NCS_Pin;
GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
GPIO_InitStruct.Pull = GPIO_NOPULL;
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
HAL_GPIO_Init(QSPI_NCS_GPIO_Port, &GPIO_InitStruct);
/*Configure GPIO pin : SAI2_INT_Pin */
GPIO_InitStruct.Pin = SAI2_INT_Pin;
GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
GPIO_InitStruct.Pull = GPIO_NOPULL;
HAL_GPIO_Init(SAI2_INT_GPIO_Port, &GPIO_InitStruct);
/*Configure GPIO pin : SAI2_SD_B_Pin */
GPIO_InitStruct.Pin = SAI2_SD_B_Pin;
GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
GPIO_InitStruct.Pull = GPIO_NOPULL;
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
HAL_GPIO_Init(SAI2_SD_B_GPIO_Port, &GPIO_InitStruct);
/*Configure GPIO pins : WIFI_GPIO_2_Pin WIFI_CH_PD_Pin */
GPIO_InitStruct.Pin = WIFI_GPIO_2_Pin|WIFI_CH_PD_Pin;
GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
GPIO_InitStruct.Pull = GPIO_NOPULL;
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
/*Configure GPIO pins : STMOD_UART4_RXD_s_Pin ARD_D2_GPIO_Pin */
GPIO_InitStruct.Pin = STMOD_UART4_RXD_s_Pin|ARD_D2_GPIO_Pin;
GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
GPIO_InitStruct.Pull = GPIO_NOPULL;
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
/*Configure GPIO pins : QSPI_D1_Pin QSPI_D0_Pin */
GPIO_InitStruct.Pin = QSPI_D1_Pin|QSPI_D0_Pin;
GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
GPIO_InitStruct.Pull = GPIO_NOPULL;
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
/*Configure GPIO pins : PA12 PA11 */
GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_11;
GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
GPIO_InitStruct.Pull = GPIO_NOPULL;
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
/*Configure GPIO pins : SAI2_FS_A_Pin SAI2_SD_A_Pin SAI2_SCK_A_Pin SAI2_MCLK_A_Pin */
GPIO_InitStruct.Pin = SAI2_FS_A_Pin|SAI2_SD_A_Pin|SAI2_SCK_A_Pin|SAI2_MCLK_A_Pin;
GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
GPIO_InitStruct.Pull = GPIO_NOPULL;
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
/*Configure GPIO pins : LCD_NE_Pin PSRAM_A15_Pin PSRAM_A14_Pin PSRAM_A13_Pin
PSRAM_A12_Pin PSRAM_A11_Pin PSRAM_A10_Pin */
GPIO_InitStruct.Pin = LCD_NE_Pin|PSRAM_A15_Pin|PSRAM_A14_Pin|PSRAM_A13_Pin
|PSRAM_A12_Pin|PSRAM_A11_Pin|PSRAM_A10_Pin;
GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
GPIO_InitStruct.Pull = GPIO_NOPULL;
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
/*Configure GPIO pins : PMOD_SPI2_MOSI_Pin PMOD_SPI2_MISO_Pin PI10 */
GPIO_InitStruct.Pin = PMOD_SPI2_MOSI_Pin|PMOD_SPI2_MISO_Pin|GPIO_PIN_10;
GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
GPIO_InitStruct.Pull = GPIO_NOPULL;
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
/*Configure GPIO pin : CTP_INT_Pin */
GPIO_InitStruct.Pin = CTP_INT_Pin;
GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
GPIO_InitStruct.Pull = GPIO_NOPULL;
HAL_GPIO_Init(CTP_INT_GPIO_Port, &GPIO_InitStruct);
/*Configure GPIO pin : UART_RXD_WIFI_TX_Pin */
GPIO_InitStruct.Pin = UART_RXD_WIFI_TX_Pin;
GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
GPIO_InitStruct.Pull = GPIO_NOPULL;
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
HAL_GPIO_Init(UART_RXD_WIFI_TX_GPIO_Port, &GPIO_InitStruct);
/*Configure GPIO pins : PMOD_SEL_0_Pin PMOD_GPIO_1_Pin ARD_D4_GPIO_Pin USB_OTGHS_PPWR_EN_Pin
CTP_RST_Pin LCD_RST_Pin */
GPIO_InitStruct.Pin = PMOD_SEL_0_Pin|PMOD_GPIO_1_Pin|ARD_D4_GPIO_Pin|USB_OTGHS_PPWR_EN_Pin
|CTP_RST_Pin|LCD_RST_Pin;
GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
GPIO_InitStruct.Pull = GPIO_NOPULL;
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
/*Configure GPIO pins : PMOD_SPI2_SCK_Pin PMOD_SPI2_NSS_Pin */
GPIO_InitStruct.Pin = PMOD_SPI2_SCK_Pin|PMOD_SPI2_NSS_Pin;
GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
GPIO_InitStruct.Pull = GPIO_NOPULL;
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
/*Configure GPIO pins : USB_OTG_FS_ID_Pin PA5 SYS_LD_USER1_Pin */
GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|GPIO_PIN_5|SYS_LD_USER1_Pin;
GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
GPIO_InitStruct.Pull = GPIO_NOPULL;
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
/*Configure GPIO pins : PSRAM_A0_Pin PSRAM_A2_Pin PSRAM_A1_Pin PSRAM_A3_Pin
PSRAM_A4_Pin PSRAM_A5_Pin PSRAM_A7_Pin PSRAM_A6_Pin
PSRAM_A9_Pin PSRAM_A8_Pin */
GPIO_InitStruct.Pin = PSRAM_A0_Pin|PSRAM_A2_Pin|PSRAM_A1_Pin|PSRAM_A3_Pin
|PSRAM_A4_Pin|PSRAM_A5_Pin|PSRAM_A7_Pin|PSRAM_A6_Pin
|PSRAM_A9_Pin|PSRAM_A8_Pin;
GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
GPIO_InitStruct.Pull = GPIO_NOPULL;
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
/*Configure GPIO pins : STMOD_UART4_TXD_Pin STMOD_UART4_RXD_Pin */
GPIO_InitStruct.Pin = STMOD_UART4_TXD_Pin|STMOD_UART4_RXD_Pin;
GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
GPIO_InitStruct.Pull = GPIO_NOPULL;
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
/*Configure GPIO pin : PA9 */
GPIO_InitStruct.Pin = GPIO_PIN_9;
GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
GPIO_InitStruct.Pull = GPIO_NOPULL;
HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
/*Configure GPIO pin : CTP_SCL_Pin */
GPIO_InitStruct.Pin = CTP_SCL_Pin;
GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
GPIO_InitStruct.Pull = GPIO_NOPULL;
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
HAL_GPIO_Init(CTP_SCL_GPIO_Port, &GPIO_InitStruct);
/*Configure GPIO pin : LCD_TE_INT_Pin */
GPIO_InitStruct.Pin = LCD_TE_INT_Pin;
GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
GPIO_InitStruct.Pull = GPIO_NOPULL;
HAL_GPIO_Init(LCD_TE_INT_GPIO_Port, &GPIO_InitStruct);
/*Configure GPIO pins : ARD_D15_STMOD_I2C2_SCL_Pin ARD_D14_STMOD_I2C2_SDA_Pin */
GPIO_InitStruct.Pin = ARD_D15_STMOD_I2C2_SCL_Pin|ARD_D14_STMOD_I2C2_SDA_Pin;
GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
GPIO_InitStruct.Pull = GPIO_NOPULL;
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
/*Configure GPIO pins : PMOD_UART7_TXD_Pin PMOD_UART7_RXD_Pin PMOD_UART7_CTS_Pin PMOD_UART7_RTS_Pin */
GPIO_InitStruct.Pin = PMOD_UART7_TXD_Pin|PMOD_UART7_RXD_Pin|PMOD_UART7_CTS_Pin|PMOD_UART7_RTS_Pin;
GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
GPIO_InitStruct.Pull = GPIO_NOPULL;
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
/*Configure GPIO pin : ARD_A3_ADC3_IN8_Pin */
GPIO_InitStruct.Pin = ARD_A3_ADC3_IN8_Pin;
GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
GPIO_InitStruct.Pull = GPIO_NOPULL;
HAL_GPIO_Init(ARD_A3_ADC3_IN8_GPIO_Port, &GPIO_InitStruct);
/*Configure GPIO pin : LCD_BL_Pin */
GPIO_InitStruct.Pin = LCD_BL_Pin;
GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
GPIO_InitStruct.Pull = GPIO_NOPULL;
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
HAL_GPIO_Init(LCD_BL_GPIO_Port, &GPIO_InitStruct);
/*Configure GPIO pin : USB_OTGHS_OVCR_INT_Pin */
GPIO_InitStruct.Pin = USB_OTGHS_OVCR_INT_Pin;
GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
GPIO_InitStruct.Pull = GPIO_NOPULL;
HAL_GPIO_Init(USB_OTGHS_OVCR_INT_GPIO_Port, &GPIO_InitStruct);
/*Configure GPIO pins : ARD_A4_Pin ARD_A5_Pin ARD_A2_Pin */
GPIO_InitStruct.Pin = ARD_A4_Pin|ARD_A5_Pin|ARD_A2_Pin;
GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
GPIO_InitStruct.Pull = GPIO_NOPULL;
HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
/*Configure GPIO pins : STMOD_SPI2_MISOs_Pin STMOD_SPI2_MOSIs_Pin */
GPIO_InitStruct.Pin = STMOD_SPI2_MISOs_Pin|STMOD_SPI2_MOSIs_Pin;
GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
GPIO_InitStruct.Pull = GPIO_NOPULL;
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
/*Configure GPIO pin : QSPI_CLK_Pin */
GPIO_InitStruct.Pin = QSPI_CLK_Pin;
GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
GPIO_InitStruct.Pull = GPIO_NOPULL;
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
HAL_GPIO_Init(QSPI_CLK_GPIO_Port, &GPIO_InitStruct);
/*Configure GPIO pin : ARD_D9_TIM12_CH1_Pin */
GPIO_InitStruct.Pin = ARD_D9_TIM12_CH1_Pin;
GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
GPIO_InitStruct.Pull = GPIO_NOPULL;
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
HAL_GPIO_Init(ARD_D9_TIM12_CH1_GPIO_Port, &GPIO_InitStruct);
/*Configure GPIO pin : CTP_SDA_Pin */
GPIO_InitStruct.Pin = CTP_SDA_Pin;
GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
GPIO_InitStruct.Pull = GPIO_NOPULL;
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
HAL_GPIO_Init(CTP_SDA_GPIO_Port, &GPIO_InitStruct);
/*Configure GPIO pin : QSPI_D3_Pin */
GPIO_InitStruct.Pin = QSPI_D3_Pin;
GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
GPIO_InitStruct.Pull = GPIO_NOPULL;
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
HAL_GPIO_Init(QSPI_D3_GPIO_Port, &GPIO_InitStruct);
/*Configure GPIO pin : PA0 */
GPIO_InitStruct.Pin = GPIO_PIN_0;
GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
GPIO_InitStruct.Pull = GPIO_NOPULL;
HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
/*Configure GPIO pins : ARD_A1_Pin ARD_A0_Pin */
GPIO_InitStruct.Pin = ARD_A1_Pin|ARD_A0_Pin;
GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
GPIO_InitStruct.Pull = GPIO_NOPULL;
HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
/*Configure GPIO pins : ARD_D1_USART2_TX_Pin ARD_D0_USART2_RX_Pin */
GPIO_InitStruct.Pin = ARD_D1_USART2_TX_Pin|ARD_D0_USART2_RX_Pin;
GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
GPIO_InitStruct.Pull = GPIO_NOPULL;
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
/*Configure GPIO pins : USB_OTG_HS_ID_Pin SYS_LD_USER2_Pin */
GPIO_InitStruct.Pin = USB_OTG_HS_ID_Pin|SYS_LD_USER2_Pin;
GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
GPIO_InitStruct.Pull = GPIO_NOPULL;
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
/*Configure GPIO pins : USB_OTG_HS_VBUS_Pin USB_OTGFS_OVCR_INT_Pin PMOD_INT_Pin */
GPIO_InitStruct.Pin = USB_OTG_HS_VBUS_Pin|USB_OTGFS_OVCR_INT_Pin|PMOD_INT_Pin;
GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
GPIO_InitStruct.Pull = GPIO_NOPULL;
HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
/*Configure GPIO pin : ARD_D5_STMOD_TIM3_CH3_Pin */
GPIO_InitStruct.Pin = ARD_D5_STMOD_TIM3_CH3_Pin;
GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
GPIO_InitStruct.Pull = GPIO_NOPULL;
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
HAL_GPIO_Init(ARD_D5_STMOD_TIM3_CH3_GPIO_Port, &GPIO_InitStruct);
/*Configure GPIO pin : PMOD_RESET_Pin */
GPIO_InitStruct.Pin = PMOD_RESET_Pin;
GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
GPIO_InitStruct.Pull = GPIO_NOPULL;
HAL_GPIO_Init(PMOD_RESET_GPIO_Port, &GPIO_InitStruct);
/*Configure GPIO pins : PB14 PB15 */
GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
GPIO_InitStruct.Pull = GPIO_NOPULL;
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
GPIO_InitStruct.Alternate = GPIO_AF12_OTG_HS_FS;
HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
/* USER CODE BEGIN 4 */
/* USER CODE END 4 */
/**
* @brief Period elapsed callback in non blocking mode
* @note This function is called when TIM14 interrupt took place, inside
* HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
* a global variable "uwTick" used as application time base.
* @param htim : TIM handle
* @retval None
*/
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
/* USER CODE BEGIN Callback 0 */
/* USER CODE END Callback 0 */
if (htim->Instance == TIM14)
{
HAL_IncTick();
}
/* USER CODE BEGIN Callback 1 */
/* USER CODE END Callback 1 */
}
/**
* @brief This function is executed in case of error occurrence.
* @retval None
*/
void Error_Handler(void)
{
/* USER CODE BEGIN Error_Handler_Debug */
/* User can add his own implementation to report the HAL error return state */
__disable_irq();
while (1)
{
}
/* USER CODE END Error_Handler_Debug */
}
#ifdef USE_FULL_ASSERT
/**
* @brief Reports the name of the source file and the source line number
* where the assert_param error has occurred.
* @param file: pointer to the source file name
* @param line: assert_param error line source number
* @retval None
*/
void assert_failed(uint8_t *file, uint32_t line)
{
/* USER CODE BEGIN 6 */
/* User can add his own implementation to report the file name and line number,
ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
/* USER CODE END 6 */
}
#endif /* USE_FULL_ASSERT */

159
Versuch1/Core/Src/stm32f7xx_hal_msp.c Normal file
View File

@ -0,0 +1,159 @@
/* USER CODE BEGIN Header */
/**
******************************************************************************
* @file stm32f7xx_hal_msp.c
* @brief This file provides code for the MSP Initialization
* and de-Initialization codes.
******************************************************************************
* @attention
*
* Copyright (c) 2025 STMicroelectronics.
* All rights reserved.
*
* This software is licensed under terms that can be found in the LICENSE file
* in the root directory of this software component.
* If no LICENSE file comes with this software, it is provided AS-IS.
*
******************************************************************************
*/
/* USER CODE END Header */
/* Includes ------------------------------------------------------------------*/
#include "main.h"
/* USER CODE BEGIN Includes */
/* USER CODE END Includes */
/* Private typedef -----------------------------------------------------------*/
/* USER CODE BEGIN TD */
/* USER CODE END TD */
/* Private define ------------------------------------------------------------*/
/* USER CODE BEGIN Define */
/* USER CODE END Define */
/* Private macro -------------------------------------------------------------*/
/* USER CODE BEGIN Macro */
/* USER CODE END Macro */
/* Private variables ---------------------------------------------------------*/
/* USER CODE BEGIN PV */
/* USER CODE END PV */
/* Private function prototypes -----------------------------------------------*/
/* USER CODE BEGIN PFP */
/* USER CODE END PFP */
/* External functions --------------------------------------------------------*/
/* USER CODE BEGIN ExternalFunctions */
/* USER CODE END ExternalFunctions */
/* USER CODE BEGIN 0 */
/* USER CODE END 0 */
/**
* Initializes the Global MSP.
*/
void HAL_MspInit(void)
{
/* USER CODE BEGIN MspInit 0 */
/* USER CODE END MspInit 0 */
__HAL_RCC_PWR_CLK_ENABLE();
__HAL_RCC_SYSCFG_CLK_ENABLE();
/* System interrupt init*/
/* USER CODE BEGIN MspInit 1 */
/* USER CODE END MspInit 1 */
}
/**
* @brief UART MSP Initialization
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
GPIO_InitTypeDef GPIO_InitStruct = {0};
RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
if(huart->Instance==USART6)
{
/* USER CODE BEGIN USART6_MspInit 0 */
/* USER CODE END USART6_MspInit 0 */
/** Initializes the peripherals clock
*/
PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
{
Error_Handler();
}
/* Peripheral clock enable */
__HAL_RCC_USART6_CLK_ENABLE();
__HAL_RCC_GPIOC_CLK_ENABLE();
/**USART6 GPIO Configuration
PC7 ------> USART6_RX
PC6 ------> USART6_TX
*/
GPIO_InitStruct.Pin = VCP_RX_Pin|VCP_TX_Pin;
GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
GPIO_InitStruct.Pull = GPIO_NOPULL;
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
/* USER CODE BEGIN USART6_MspInit 1 */
/* USER CODE END USART6_MspInit 1 */
}
}
/**
* @brief UART MSP De-Initialization
* This function freeze the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
if(huart->Instance==USART6)
{
/* USER CODE BEGIN USART6_MspDeInit 0 */
/* USER CODE END USART6_MspDeInit 0 */
/* Peripheral clock disable */
__HAL_RCC_USART6_CLK_DISABLE();
/**USART6 GPIO Configuration
PC7 ------> USART6_RX
PC6 ------> USART6_TX
*/
HAL_GPIO_DeInit(GPIOC, VCP_RX_Pin|VCP_TX_Pin);
/* USER CODE BEGIN USART6_MspDeInit 1 */
/* USER CODE END USART6_MspDeInit 1 */
}
}
/* USER CODE BEGIN 1 */
/* USER CODE END 1 */

137
Versuch1/Core/Src/stm32f7xx_hal_timebase_tim.c Normal file
View File

@ -0,0 +1,137 @@
/* USER CODE BEGIN Header */
/**
******************************************************************************
* @file stm32f7xx_hal_timebase_tim.c
* @brief HAL time base based on the hardware TIM.
******************************************************************************
* @attention
*
* Copyright (c) 2025 STMicroelectronics.
* All rights reserved.
*
* This software is licensed under terms that can be found in the LICENSE file
* in the root directory of this software component.
* If no LICENSE file comes with this software, it is provided AS-IS.
*
******************************************************************************
*/
/* USER CODE END Header */
/* Includes ------------------------------------------------------------------*/
#include "stm32f7xx_hal.h"
#include "stm32f7xx_hal_tim.h"
/* Private typedef -----------------------------------------------------------*/
/* Private define ------------------------------------------------------------*/
/* Private macro -------------------------------------------------------------*/
/* Private variables ---------------------------------------------------------*/
TIM_HandleTypeDef htim14;
/* Private function prototypes -----------------------------------------------*/
/* Private functions ---------------------------------------------------------*/
/**
* @brief This function configures the TIM14 as a time base source.
* The time source is configured to have 1ms time base with a dedicated
* Tick interrupt priority.
* @note This function is called automatically at the beginning of program after
* reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
* @param TickPriority: Tick interrupt priority.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
RCC_ClkInitTypeDef clkconfig;
uint32_t uwTimclock, uwAPB1Prescaler = 0U;
uint32_t uwPrescalerValue = 0U;
uint32_t pFLatency;
HAL_StatusTypeDef status;
/* Enable TIM14 clock */
__HAL_RCC_TIM14_CLK_ENABLE();
/* Get clock configuration */
HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
/* Get APB1 prescaler */
uwAPB1Prescaler = clkconfig.APB1CLKDivider;
/* Compute TIM14 clock */
if (uwAPB1Prescaler == RCC_HCLK_DIV1)
{
uwTimclock = HAL_RCC_GetPCLK1Freq();
}
else
{
uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
}
/* Compute the prescaler value to have TIM14 counter clock equal to 1MHz */
uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
/* Initialize TIM14 */
htim14.Instance = TIM14;
/* Initialize TIMx peripheral as follow:
* Period = [(TIM14CLK/1000) - 1]. to have a (1/1000) s time base.
* Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
* ClockDivision = 0
* Counter direction = Up
*/
htim14.Init.Period = (1000000U / 1000U) - 1U;
htim14.Init.Prescaler = uwPrescalerValue;
htim14.Init.ClockDivision = 0;
htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
status = HAL_TIM_Base_Init(&htim14);
if (status == HAL_OK)
{
/* Start the TIM time Base generation in interrupt mode */
status = HAL_TIM_Base_Start_IT(&htim14);
if (status == HAL_OK)
{
/* Enable the TIM14 global Interrupt */
HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
/* Configure the SysTick IRQ priority */
if (TickPriority < (1UL << __NVIC_PRIO_BITS))
{
/* Configure the TIM IRQ priority */
HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, TickPriority, 0U);
uwTickPrio = TickPriority;
}
else
{
status = HAL_ERROR;
}
}
}
/* Return function status */
return status;
}
/**
* @brief Suspend Tick increment.
* @note Disable the tick increment by disabling TIM14 update interrupt.
* @param None
* @retval None
*/
void HAL_SuspendTick(void)
{
/* Disable TIM14 update Interrupt */
__HAL_TIM_DISABLE_IT(&htim14, TIM_IT_UPDATE);
}
/**
* @brief Resume Tick increment.
* @note Enable the tick increment by Enabling TIM14 update interrupt.
* @param None
* @retval None
*/
void HAL_ResumeTick(void)
{
/* Enable TIM14 Update interrupt */
__HAL_TIM_ENABLE_IT(&htim14, TIM_IT_UPDATE);
}

218
Versuch1/Core/Src/stm32f7xx_it.c Normal file
View File

@ -0,0 +1,218 @@
/* USER CODE BEGIN Header */
/**
******************************************************************************
* @file stm32f7xx_it.c
* @brief Interrupt Service Routines.
******************************************************************************
* @attention
*
* Copyright (c) 2025 STMicroelectronics.
* All rights reserved.
*
* This software is licensed under terms that can be found in the LICENSE file
* in the root directory of this software component.
* If no LICENSE file comes with this software, it is provided AS-IS.
*
******************************************************************************
*/
/* USER CODE END Header */
/* Includes ------------------------------------------------------------------*/
#include "main.h"
#include "stm32f7xx_it.h"
/* Private includes ----------------------------------------------------------*/
/* USER CODE BEGIN Includes */
/* USER CODE END Includes */
/* Private typedef -----------------------------------------------------------*/
/* USER CODE BEGIN TD */
/* USER CODE END TD */
/* Private define ------------------------------------------------------------*/
/* USER CODE BEGIN PD */
/* USER CODE END PD */
/* Private macro -------------------------------------------------------------*/
/* USER CODE BEGIN PM */
/* USER CODE END PM */
/* Private variables ---------------------------------------------------------*/
/* USER CODE BEGIN PV */
/* USER CODE END PV */
/* Private function prototypes -----------------------------------------------*/
/* USER CODE BEGIN PFP */
/* USER CODE END PFP */
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
/* USER CODE END 0 */
/* External variables --------------------------------------------------------*/
extern TIM_HandleTypeDef htim14;
/* USER CODE BEGIN EV */
/* USER CODE END EV */
/******************************************************************************/
/* Cortex-M7 Processor Interruption and Exception Handlers */
/******************************************************************************/
/**
* @brief This function handles Non maskable interrupt.
*/
void NMI_Handler(void)
{
/* USER CODE BEGIN NonMaskableInt_IRQn 0 */
/* USER CODE END NonMaskableInt_IRQn 0 */
/* USER CODE BEGIN NonMaskableInt_IRQn 1 */
while (1)
{
}
/* USER CODE END NonMaskableInt_IRQn 1 */
}
/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
/* USER CODE BEGIN HardFault_IRQn 0 */
/* USER CODE END HardFault_IRQn 0 */
while (1)
{
/* USER CODE BEGIN W1_HardFault_IRQn 0 */
/* USER CODE END W1_HardFault_IRQn 0 */
}
}
/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
/* USER CODE BEGIN MemoryManagement_IRQn 0 */
/* USER CODE END MemoryManagement_IRQn 0 */
while (1)
{
/* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
/* USER CODE END W1_MemoryManagement_IRQn 0 */
}
}
/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
/* USER CODE BEGIN BusFault_IRQn 0 */
/* USER CODE END BusFault_IRQn 0 */
while (1)
{
/* USER CODE BEGIN W1_BusFault_IRQn 0 */
/* USER CODE END W1_BusFault_IRQn 0 */
}
}
/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
/* USER CODE BEGIN UsageFault_IRQn 0 */
/* USER CODE END UsageFault_IRQn 0 */
while (1)
{
/* USER CODE BEGIN W1_UsageFault_IRQn 0 */
/* USER CODE END W1_UsageFault_IRQn 0 */
}
}
/**
* @brief This function handles System service call via SWI instruction.
*/
void SVC_Handler(void)
{
/* USER CODE BEGIN SVCall_IRQn 0 */
/* USER CODE END SVCall_IRQn 0 */
/* USER CODE BEGIN SVCall_IRQn 1 */
/* USER CODE END SVCall_IRQn 1 */
}
/**
* @brief This function handles Debug monitor.
*/
void DebugMon_Handler(void)
{
/* USER CODE BEGIN DebugMonitor_IRQn 0 */
/* USER CODE END DebugMonitor_IRQn 0 */
/* USER CODE BEGIN DebugMonitor_IRQn 1 */
/* USER CODE END DebugMonitor_IRQn 1 */
}
/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
/* USER CODE BEGIN PendSV_IRQn 0 */
/* USER CODE END PendSV_IRQn 0 */
/* USER CODE BEGIN PendSV_IRQn 1 */
/* USER CODE END PendSV_IRQn 1 */
}
/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
/* USER CODE BEGIN SysTick_IRQn 0 */
/* USER CODE END SysTick_IRQn 0 */
/* USER CODE BEGIN SysTick_IRQn 1 */
/* USER CODE END SysTick_IRQn 1 */
}
/******************************************************************************/
/* STM32F7xx Peripheral Interrupt Handlers */
/* Add here the Interrupt Handlers for the used peripherals. */
/* For the available peripheral interrupt handler names, */
/* please refer to the startup file (startup_stm32f7xx.s). */
/******************************************************************************/
/**
* @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
*/
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
/* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */
/* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
HAL_TIM_IRQHandler(&htim14);
/* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */
/* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
/* USER CODE BEGIN 1 */
/* USER CODE END 1 */

176
Versuch1/Core/Src/syscalls.c Normal file
View File

@ -0,0 +1,176 @@
/**
******************************************************************************
* @file syscalls.c
* @author Auto-generated by STM32CubeIDE
* @brief STM32CubeIDE Minimal System calls file
*
* For more information about which c-functions
* need which of these lowlevel functions
* please consult the Newlib libc-manual
******************************************************************************
* @attention
*
* Copyright (c) 2020-2025 STMicroelectronics.
* All rights reserved.
*
* This software is licensed under terms that can be found in the LICENSE file
* in the root directory of this software component.
* If no LICENSE file comes with this software, it is provided AS-IS.
*
******************************************************************************
*/
/* Includes */
#include <sys/stat.h>
#include <stdlib.h>
#include <errno.h>
#include <stdio.h>
#include <signal.h>
#include <time.h>
#include <sys/time.h>
#include <sys/times.h>
/* Variables */
extern int __io_putchar(int ch) __attribute__((weak));
extern int __io_getchar(void) __attribute__((weak));
char *__env[1] = { 0 };
char **environ = __env;
/* Functions */
void initialise_monitor_handles()
{
}
int _getpid(void)
{
return 1;
}
int _kill(int pid, int sig)
{
(void)pid;
(void)sig;
errno = EINVAL;
return -1;
}
void _exit (int status)
{
_kill(status, -1);
while (1) {} /* Make sure we hang here */
}
__attribute__((weak)) int _read(int file, char *ptr, int len)
{
(void)file;
int DataIdx;
for (DataIdx = 0; DataIdx < len; DataIdx++)
{
*ptr++ = __io_getchar();
}
return len;
}
__attribute__((weak)) int _write(int file, char *ptr, int len)
{
(void)file;
int DataIdx;
for (DataIdx = 0; DataIdx < len; DataIdx++)
{
__io_putchar(*ptr++);
}
return len;
}
int _close(int file)
{
(void)file;
return -1;
}
int _fstat(int file, struct stat *st)
{
(void)file;
st->st_mode = S_IFCHR;
return 0;
}
int _isatty(int file)
{
(void)file;
return 1;
}
int _lseek(int file, int ptr, int dir)
{
(void)file;
(void)ptr;
(void)dir;
return 0;
}
int _open(char *path, int flags, ...)
{
(void)path;
(void)flags;
/* Pretend like we always fail */
return -1;
}
int _wait(int *status)
{
(void)status;
errno = ECHILD;
return -1;
}
int _unlink(char *name)
{
(void)name;
errno = ENOENT;
return -1;
}
int _times(struct tms *buf)
{
(void)buf;
return -1;
}
int _stat(char *file, struct stat *st)
{
(void)file;
st->st_mode = S_IFCHR;
return 0;
}
int _link(char *old, char *new)
{
(void)old;
(void)new;
errno = EMLINK;
return -1;
}
int _fork(void)
{
errno = EAGAIN;
return -1;
}
int _execve(char *name, char **argv, char **env)
{
(void)name;
(void)argv;
(void)env;
errno = ENOMEM;
return -1;
}

79
Versuch1/Core/Src/sysmem.c Normal file
View File

@ -0,0 +1,79 @@
/**
******************************************************************************
* @file sysmem.c
* @author Generated by STM32CubeIDE
* @brief STM32CubeIDE System Memory calls file
*
* For more information about which C functions
* need which of these lowlevel functions
* please consult the newlib libc manual
******************************************************************************
* @attention
*
* Copyright (c) 2025 STMicroelectronics.
* All rights reserved.
*
* This software is licensed under terms that can be found in the LICENSE file
* in the root directory of this software component.
* If no LICENSE file comes with this software, it is provided AS-IS.
*
******************************************************************************
*/
/* Includes */
#include <errno.h>
#include <stdint.h>
/**
* Pointer to the current high watermark of the heap usage
*/
static uint8_t *__sbrk_heap_end = NULL;
/**
* @brief _sbrk() allocates memory to the newlib heap and is used by malloc
* and others from the C library
*
* @verbatim
* ############################################################################
* # .data # .bss # newlib heap # MSP stack #
* # # # # Reserved by _Min_Stack_Size #
* ############################################################################
* ^-- RAM start ^-- _end _estack, RAM end --^
* @endverbatim
*
* This implementation starts allocating at the '_end' linker symbol
* The '_Min_Stack_Size' linker symbol reserves a memory for the MSP stack
* The implementation considers '_estack' linker symbol to be RAM end
* NOTE: If the MSP stack, at any point during execution, grows larger than the
* reserved size, please increase the '_Min_Stack_Size'.
*
* @param incr Memory size
* @return Pointer to allocated memory
*/
void *_sbrk(ptrdiff_t incr)
{
extern uint8_t _end; /* Symbol defined in the linker script */
extern uint8_t _estack; /* Symbol defined in the linker script */
extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
const uint8_t *max_heap = (uint8_t *)stack_limit;
uint8_t *prev_heap_end;
/* Initialize heap end at first call */
if (NULL == __sbrk_heap_end)
{
__sbrk_heap_end = &_end;
}
/* Protect heap from growing into the reserved MSP stack */
if (__sbrk_heap_end + incr > max_heap)
{
errno = ENOMEM;
return (void *)-1;
}
prev_heap_end = __sbrk_heap_end;
__sbrk_heap_end += incr;
return (void *)prev_heap_end;
}

259
Versuch1/Core/Src/system_stm32f7xx.c Normal file
View File

@ -0,0 +1,259 @@
/**
******************************************************************************
* @file system_stm32f7xx.c
* @author MCD Application Team
* @brief CMSIS Cortex-M7 Device Peripheral Access Layer System Source File.
*
* This file provides two functions and one global variable to be called from
* user application:
* - SystemInit(): This function is called at startup just after reset and
* before branch to main program. This call is made inside
* the "startup_stm32f7xx.s" file.
*
* - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
* by the user application to setup the SysTick
* timer or configure other parameters.
*
* - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
* be called whenever the core clock is changed
* during program execution.
*
*
******************************************************************************
* @attention
*
* Copyright (c) 2016 STMicroelectronics.
* All rights reserved.
*
* This software is licensed under terms that can be found in the LICENSE file
* in the root directory of this software component.
* If no LICENSE file comes with this software, it is provided AS-IS.
*
******************************************************************************
*/
/** @addtogroup CMSIS
* @{
*/
/** @addtogroup stm32f7xx_system
* @{
*/
/** @addtogroup STM32F7xx_System_Private_Includes
* @{
*/
#include "stm32f7xx.h"
#if !defined (HSE_VALUE)
#define HSE_VALUE ((uint32_t)25000000) /*!< Default value of the External oscillator in Hz */
#endif /* HSE_VALUE */
#if !defined (HSI_VALUE)
#define HSI_VALUE ((uint32_t)16000000) /*!< Value of the Internal oscillator in Hz*/
#endif /* HSI_VALUE */
/**
* @}
*/
/** @addtogroup STM32F7xx_System_Private_TypesDefinitions
* @{
*/
/**
* @}
*/
/** @addtogroup STM32F7xx_System_Private_Defines
* @{
*/
/************************* Miscellaneous Configuration ************************/
/* Note: Following vector table addresses must be defined in line with linker
configuration. */
/*!< Uncomment the following line if you need to relocate the vector table
anywhere in Flash or Sram, else the vector table is kept at the automatic
remap of boot address selected */
/* #define USER_VECT_TAB_ADDRESS */
#if defined(USER_VECT_TAB_ADDRESS)
/*!< Uncomment the following line if you need to relocate your vector Table
in Sram else user remap will be done in Flash. */
/* #define VECT_TAB_SRAM */
#if defined(VECT_TAB_SRAM)
#define VECT_TAB_BASE_ADDRESS RAMDTCM_BASE /*!< Vector Table base address field.
This value must be a multiple of 0x200. */
#else
#define VECT_TAB_BASE_ADDRESS FLASH_BASE /*!< Vector Table base address field.
This value must be a multiple of 0x200. */
#endif /* VECT_TAB_SRAM */
#if !defined(VECT_TAB_OFFSET)
#define VECT_TAB_OFFSET 0x00000000U /*!< Vector Table offset field.
This value must be a multiple of 0x200. */
#endif /* VECT_TAB_OFFSET */
#endif /* USER_VECT_TAB_ADDRESS */
/******************************************************************************/
/**
* @}
*/
/** @addtogroup STM32F7xx_System_Private_Macros
* @{
*/
/**
* @}
*/
/** @addtogroup STM32F7xx_System_Private_Variables
* @{
*/
/* This variable is updated in three ways:
1) by calling CMSIS function SystemCoreClockUpdate()
2) by calling HAL API function HAL_RCC_GetHCLKFreq()
3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency
Note: If you use this function to configure the system clock; then there
is no need to call the 2 first functions listed above, since SystemCoreClock
variable is updated automatically.
*/
uint32_t SystemCoreClock = 16000000;
const uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
const uint8_t APBPrescTable[8] = {0, 0, 0, 0, 1, 2, 3, 4};
/**
* @}
*/
/** @addtogroup STM32F7xx_System_Private_FunctionPrototypes
* @{
*/
/**
* @}
*/
/** @addtogroup STM32F7xx_System_Private_Functions
* @{
*/
/**
* @brief Setup the microcontroller system
* Initialize the Embedded Flash Interface, the PLL and update the
* SystemFrequency variable.
* @param None
* @retval None
*/
void SystemInit(void)
{
/* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2)); /* set CP10 and CP11 Full Access */
#endif
/* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
/**
* @brief Update SystemCoreClock variable according to Clock Register Values.
* The SystemCoreClock variable contains the core clock (HCLK), it can
* be used by the user application to setup the SysTick timer or configure
* other parameters.
*
* @note Each time the core clock (HCLK) changes, this function must be called
* to update SystemCoreClock variable value. Otherwise, any configuration
* based on this variable will be incorrect.
*
* @note - The system frequency computed by this function is not the real
* frequency in the chip. It is calculated based on the predefined
* constant and the selected clock source:
*
* - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*)
*
* - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**)
*
* - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**)
* or HSI_VALUE(*) multiplied/divided by the PLL factors.
*
* (*) HSI_VALUE is a constant defined in stm32f7xx_hal_conf.h file (default value
* 16 MHz) but the real value may vary depending on the variations
* in voltage and temperature.
*
* (**) HSE_VALUE is a constant defined in stm32f7xx_hal_conf.h file (default value
* 25 MHz), user has to ensure that HSE_VALUE is same as the real
* frequency of the crystal used. Otherwise, this function may
* have wrong result.
*
* - The result of this function could be not correct when using fractional
* value for HSE crystal.
*
* @param None
* @retval None
*/
void SystemCoreClockUpdate(void)
{
uint32_t tmp, pllvco, pllp, pllsource, pllm;
/* Get SYSCLK source -------------------------------------------------------*/
tmp = RCC->CFGR & RCC_CFGR_SWS;
switch (tmp)
{
case 0x00: /* HSI used as system clock source */
SystemCoreClock = HSI_VALUE;
break;
case 0x04: /* HSE used as system clock source */
SystemCoreClock = HSE_VALUE;
break;
case 0x08: /* PLL used as system clock source */
/* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
SYSCLK = PLL_VCO / PLL_P
*/
pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
if (pllsource != 0)
{
/* HSE used as PLL clock source */
pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
}
else
{
/* HSI used as PLL clock source */
pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
}
pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
SystemCoreClock = pllvco/pllp;
break;
default:
SystemCoreClock = HSI_VALUE;
break;
}
/* Compute HCLK frequency --------------------------------------------------*/
/* Get HCLK prescaler */
tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
/* HCLK frequency */
SystemCoreClock >>= tmp;
}
/**
* @}
*/
/**
* @}
*/
/**
* @}
*/
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/

536
Versuch1/Core/Startup/startup_stm32f723iekx.s Normal file
View File

@ -0,0 +1,536 @@
/**
******************************************************************************
* @file startup_stm32f723xx.s
* @author MCD Application Team
* @brief STM32F723xx Devices vector table for GCC based toolchain.
* This module performs:
* - Set the initial SP
* - Set the initial PC == Reset_Handler,
* - Set the vector table entries with the exceptions ISR address
* - Branches to main in the C library (which eventually
* calls main()).
* After Reset the Cortex-M7 processor is in Thread mode,
* priority is Privileged, and the Stack is set to Main.
******************************************************************************
* @attention
*
* Copyright (c) 2016 STMicroelectronics.
* All rights reserved.
*
* This software is licensed under terms that can be found in the LICENSE file
* in the root directory of this software component.
* If no LICENSE file comes with this software, it is provided AS-IS.
*
******************************************************************************
*/
.syntax unified
.cpu cortex-m7
.fpu softvfp
.thumb
.global g_pfnVectors
.global Default_Handler
/* start address for the initialization values of the .data section.
defined in linker script */
.word _sidata
/* start address for the .data section. defined in linker script */
.word _sdata
/* end address for the .data section. defined in linker script */
.word _edata
/* start address for the .bss section. defined in linker script */
.word _sbss
/* end address for the .bss section. defined in linker script */
.word _ebss
/* stack used for SystemInit_ExtMemCtl; always internal RAM used */
/**
* @brief This is the code that gets called when the processor first
* starts execution following a reset event. Only the absolutely
* necessary set is performed, after which the application
* supplied main() routine is called.
* @param None
* @retval : None
*/
.section .text.Reset_Handler
.weak Reset_Handler
.type Reset_Handler, %function
Reset_Handler:
ldr sp, =_estack /* set stack pointer */
/* Call the clock system initialization function.*/
bl SystemInit
/* Copy the data segment initializers from flash to SRAM */
ldr r0, =_sdata
ldr r1, =_edata
ldr r2, =_sidata
movs r3, #0
b LoopCopyDataInit
CopyDataInit:
ldr r4, [r2, r3]
str r4, [r0, r3]
adds r3, r3, #4
LoopCopyDataInit:
adds r4, r0, r3
cmp r4, r1
bcc CopyDataInit
/* Zero fill the bss segment. */
ldr r2, =_sbss
ldr r4, =_ebss
movs r3, #0
b LoopFillZerobss
FillZerobss:
str r3, [r2]
adds r2, r2, #4
LoopFillZerobss:
cmp r2, r4
bcc FillZerobss
/* Call static constructors */
bl __libc_init_array
/* Call the application's entry point.*/
bl main
bx lr
.size Reset_Handler, .-Reset_Handler
/**
* @brief This is the code that gets called when the processor receives an
* unexpected interrupt. This simply enters an infinite loop, preserving
* the system state for examination by a debugger.
* @param None
* @retval None
*/
.section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
b Infinite_Loop
.size Default_Handler, .-Default_Handler
/******************************************************************************
*
* The minimal vector table for a Cortex M7. Note that the proper constructs
* must be placed on this to ensure that it ends up at physical address
* 0x0000.0000.
*
*******************************************************************************/
.section .isr_vector,"a",%progbits
.type g_pfnVectors, %object
.size g_pfnVectors, .-g_pfnVectors
g_pfnVectors:
.word _estack
.word Reset_Handler
.word NMI_Handler
.word HardFault_Handler
.word MemManage_Handler
.word BusFault_Handler
.word UsageFault_Handler
.word 0
.word 0
.word 0
.word 0
.word SVC_Handler
.word DebugMon_Handler
.word 0
.word PendSV_Handler
.word SysTick_Handler
/* External Interrupts */
.word WWDG_IRQHandler /* Window WatchDog */
.word PVD_IRQHandler /* PVD through EXTI Line detection */
.word TAMP_STAMP_IRQHandler /* Tamper and TimeStamps through the EXTI line */
.word RTC_WKUP_IRQHandler /* RTC Wakeup through the EXTI line */
.word FLASH_IRQHandler /* FLASH */
.word RCC_IRQHandler /* RCC */
.word EXTI0_IRQHandler /* EXTI Line0 */
.word EXTI1_IRQHandler /* EXTI Line1 */
.word EXTI2_IRQHandler /* EXTI Line2 */
.word EXTI3_IRQHandler /* EXTI Line3 */
.word EXTI4_IRQHandler /* EXTI Line4 */
.word DMA1_Stream0_IRQHandler /* DMA1 Stream 0 */
.word DMA1_Stream1_IRQHandler /* DMA1 Stream 1 */
.word DMA1_Stream2_IRQHandler /* DMA1 Stream 2 */
.word DMA1_Stream3_IRQHandler /* DMA1 Stream 3 */
.word DMA1_Stream4_IRQHandler /* DMA1 Stream 4 */
.word DMA1_Stream5_IRQHandler /* DMA1 Stream 5 */
.word DMA1_Stream6_IRQHandler /* DMA1 Stream 6 */
.word ADC_IRQHandler /* ADC1, ADC2 and ADC3s */
.word CAN1_TX_IRQHandler /* CAN1 TX */
.word CAN1_RX0_IRQHandler /* CAN1 RX0 */
.word CAN1_RX1_IRQHandler /* CAN1 RX1 */
.word CAN1_SCE_IRQHandler /* CAN1 SCE */
.word EXTI9_5_IRQHandler /* External Line[9:5]s */
.word TIM1_BRK_TIM9_IRQHandler /* TIM1 Break and TIM9 */
.word TIM1_UP_TIM10_IRQHandler /* TIM1 Update and TIM10 */
.word TIM1_TRG_COM_TIM11_IRQHandler /* TIM1 Trigger and Commutation and TIM11 */
.word TIM1_CC_IRQHandler /* TIM1 Capture Compare */
.word TIM2_IRQHandler /* TIM2 */
.word TIM3_IRQHandler /* TIM3 */
.word TIM4_IRQHandler /* TIM4 */
.word I2C1_EV_IRQHandler /* I2C1 Event */
.word I2C1_ER_IRQHandler /* I2C1 Error */
.word I2C2_EV_IRQHandler /* I2C2 Event */
.word I2C2_ER_IRQHandler /* I2C2 Error */
.word SPI1_IRQHandler /* SPI1 */
.word SPI2_IRQHandler /* SPI2 */
.word USART1_IRQHandler /* USART1 */
.word USART2_IRQHandler /* USART2 */
.word USART3_IRQHandler /* USART3 */
.word EXTI15_10_IRQHandler /* External Line[15:10]s */
.word RTC_Alarm_IRQHandler /* RTC Alarm (A and B) through EXTI Line */
.word OTG_FS_WKUP_IRQHandler /* USB OTG FS Wakeup through EXTI line */
.word TIM8_BRK_TIM12_IRQHandler /* TIM8 Break and TIM12 */
.word TIM8_UP_TIM13_IRQHandler /* TIM8 Update and TIM13 */
.word TIM8_TRG_COM_TIM14_IRQHandler /* TIM8 Trigger and Commutation and TIM14 */
.word TIM8_CC_IRQHandler /* TIM8 Capture Compare */
.word DMA1_Stream7_IRQHandler /* DMA1 Stream7 */
.word FMC_IRQHandler /* FMC */
.word SDMMC1_IRQHandler /* SDMMC1 */
.word TIM5_IRQHandler /* TIM5 */
.word SPI3_IRQHandler /* SPI3 */
.word UART4_IRQHandler /* UART4 */
.word UART5_IRQHandler /* UART5 */
.word TIM6_DAC_IRQHandler /* TIM6 and DAC1&2 underrun errors */
.word TIM7_IRQHandler /* TIM7 */
.word DMA2_Stream0_IRQHandler /* DMA2 Stream 0 */
.word DMA2_Stream1_IRQHandler /* DMA2 Stream 1 */
.word DMA2_Stream2_IRQHandler /* DMA2 Stream 2 */
.word DMA2_Stream3_IRQHandler /* DMA2 Stream 3 */
.word DMA2_Stream4_IRQHandler /* DMA2 Stream 4 */
.word 0 /* Reserved */
.word 0 /* Reserved */
.word 0 /* Reserved */
.word 0 /* Reserved */
.word 0 /* Reserved */
.word 0 /* Reserved */
.word OTG_FS_IRQHandler /* USB OTG FS */
.word DMA2_Stream5_IRQHandler /* DMA2 Stream 5 */
.word DMA2_Stream6_IRQHandler /* DMA2 Stream 6 */
.word DMA2_Stream7_IRQHandler /* DMA2 Stream 7 */
.word USART6_IRQHandler /* USART6 */
.word I2C3_EV_IRQHandler /* I2C3 event */
.word I2C3_ER_IRQHandler /* I2C3 error */
.word OTG_HS_EP1_OUT_IRQHandler /* USB OTG HS End Point 1 Out */
.word OTG_HS_EP1_IN_IRQHandler /* USB OTG HS End Point 1 In */
.word OTG_HS_WKUP_IRQHandler /* USB OTG HS Wakeup through EXTI */
.word OTG_HS_IRQHandler /* USB OTG HS */
.word 0 /* Reserved */
.word 0 /* Reserved */
.word RNG_IRQHandler /* RNG */
.word FPU_IRQHandler /* FPU */
.word UART7_IRQHandler /* UART7 */
.word UART8_IRQHandler /* UART8 */
.word SPI4_IRQHandler /* SPI4 */
.word SPI5_IRQHandler /* SPI5 */
.word 0 /* Reserved */
.word SAI1_IRQHandler /* SAI1 */
.word 0 /* Reserved */
.word 0 /* Reserved */
.word 0 /* Reserved */
.word SAI2_IRQHandler /* SAI2 */
.word QUADSPI_IRQHandler /* QUADSPI */
.word LPTIM1_IRQHandler /* LPTIM1 */
.word 0 /* Reserved */
.word 0 /* Reserved */
.word 0 /* Reserved */
.word 0 /* Reserved */
.word 0 /* Reserved */
.word 0 /* Reserved */
.word 0 /* Reserved */
.word 0 /* Reserved */
.word 0 /* Reserved */
.word SDMMC2_IRQHandler /* SDMMC2 */
/*******************************************************************************
*
* Provide weak aliases for each Exception handler to the Default_Handler.
* As they are weak aliases, any function with the same name will override
* this definition.
*
*******************************************************************************/
.weak NMI_Handler
.thumb_set NMI_Handler,Default_Handler
.weak HardFault_Handler
.thumb_set HardFault_Handler,Default_Handler
.weak MemManage_Handler
.thumb_set MemManage_Handler,Default_Handler
.weak BusFault_Handler
.thumb_set BusFault_Handler,Default_Handler
.weak UsageFault_Handler
.thumb_set UsageFault_Handler,Default_Handler
.weak SVC_Handler
.thumb_set SVC_Handler,Default_Handler
.weak DebugMon_Handler
.thumb_set DebugMon_Handler,Default_Handler
.weak PendSV_Handler
.thumb_set PendSV_Handler,Default_Handler
.weak SysTick_Handler
.thumb_set SysTick_Handler,Default_Handler
.weak WWDG_IRQHandler
.thumb_set WWDG_IRQHandler,Default_Handler
.weak PVD_IRQHandler
.thumb_set PVD_IRQHandler,Default_Handler
.weak TAMP_STAMP_IRQHandler
.thumb_set TAMP_STAMP_IRQHandler,Default_Handler
.weak RTC_WKUP_IRQHandler
.thumb_set RTC_WKUP_IRQHandler,Default_Handler
.weak FLASH_IRQHandler
.thumb_set FLASH_IRQHandler,Default_Handler
.weak RCC_IRQHandler
.thumb_set RCC_IRQHandler,Default_Handler
.weak EXTI0_IRQHandler
.thumb_set EXTI0_IRQHandler,Default_Handler
.weak EXTI1_IRQHandler
.thumb_set EXTI1_IRQHandler,Default_Handler
.weak EXTI2_IRQHandler
.thumb_set EXTI2_IRQHandler,Default_Handler
.weak EXTI3_IRQHandler
.thumb_set EXTI3_IRQHandler,Default_Handler
.weak EXTI4_IRQHandler
.thumb_set EXTI4_IRQHandler,Default_Handler
.weak DMA1_Stream0_IRQHandler
.thumb_set DMA1_Stream0_IRQHandler,Default_Handler
.weak DMA1_Stream1_IRQHandler
.thumb_set DMA1_Stream1_IRQHandler,Default_Handler
.weak DMA1_Stream2_IRQHandler
.thumb_set DMA1_Stream2_IRQHandler,Default_Handler
.weak DMA1_Stream3_IRQHandler
.thumb_set DMA1_Stream3_IRQHandler,Default_Handler
.weak DMA1_Stream4_IRQHandler
.thumb_set DMA1_Stream4_IRQHandler,Default_Handler
.weak DMA1_Stream5_IRQHandler
.thumb_set DMA1_Stream5_IRQHandler,Default_Handler
.weak DMA1_Stream6_IRQHandler
.thumb_set DMA1_Stream6_IRQHandler,Default_Handler
.weak ADC_IRQHandler
.thumb_set ADC_IRQHandler,Default_Handler
.weak CAN1_TX_IRQHandler
.thumb_set CAN1_TX_IRQHandler,Default_Handler
.weak CAN1_RX0_IRQHandler
.thumb_set CAN1_RX0_IRQHandler,Default_Handler
.weak CAN1_RX1_IRQHandler
.thumb_set CAN1_RX1_IRQHandler,Default_Handler
.weak CAN1_SCE_IRQHandler
.thumb_set CAN1_SCE_IRQHandler,Default_Handler
.weak EXTI9_5_IRQHandler
.thumb_set EXTI9_5_IRQHandler,Default_Handler
.weak TIM1_BRK_TIM9_IRQHandler
.thumb_set TIM1_BRK_TIM9_IRQHandler,Default_Handler
.weak TIM1_UP_TIM10_IRQHandler
.thumb_set TIM1_UP_TIM10_IRQHandler,Default_Handler
.weak TIM1_TRG_COM_TIM11_IRQHandler
.thumb_set TIM1_TRG_COM_TIM11_IRQHandler,Default_Handler
.weak TIM1_CC_IRQHandler
.thumb_set TIM1_CC_IRQHandler,Default_Handler
.weak TIM2_IRQHandler
.thumb_set TIM2_IRQHandler,Default_Handler
.weak TIM3_IRQHandler
.thumb_set TIM3_IRQHandler,Default_Handler
.weak TIM4_IRQHandler
.thumb_set TIM4_IRQHandler,Default_Handler
.weak I2C1_EV_IRQHandler
.thumb_set I2C1_EV_IRQHandler,Default_Handler
.weak I2C1_ER_IRQHandler
.thumb_set I2C1_ER_IRQHandler,Default_Handler
.weak I2C2_EV_IRQHandler
.thumb_set I2C2_EV_IRQHandler,Default_Handler
.weak I2C2_ER_IRQHandler
.thumb_set I2C2_ER_IRQHandler,Default_Handler
.weak SPI1_IRQHandler
.thumb_set SPI1_IRQHandler,Default_Handler
.weak SPI2_IRQHandler
.thumb_set SPI2_IRQHandler,Default_Handler
.weak USART1_IRQHandler
.thumb_set USART1_IRQHandler,Default_Handler
.weak USART2_IRQHandler
.thumb_set USART2_IRQHandler,Default_Handler
.weak USART3_IRQHandler
.thumb_set USART3_IRQHandler,Default_Handler
.weak EXTI15_10_IRQHandler
.thumb_set EXTI15_10_IRQHandler,Default_Handler
.weak RTC_Alarm_IRQHandler
.thumb_set RTC_Alarm_IRQHandler,Default_Handler
.weak OTG_FS_WKUP_IRQHandler
.thumb_set OTG_FS_WKUP_IRQHandler,Default_Handler
.weak TIM8_BRK_TIM12_IRQHandler
.thumb_set TIM8_BRK_TIM12_IRQHandler,Default_Handler
.weak TIM8_UP_TIM13_IRQHandler
.thumb_set TIM8_UP_TIM13_IRQHandler,Default_Handler
.weak TIM8_TRG_COM_TIM14_IRQHandler
.thumb_set TIM8_TRG_COM_TIM14_IRQHandler,Default_Handler
.weak TIM8_CC_IRQHandler
.thumb_set TIM8_CC_IRQHandler,Default_Handler
.weak DMA1_Stream7_IRQHandler
.thumb_set DMA1_Stream7_IRQHandler,Default_Handler
.weak FMC_IRQHandler
.thumb_set FMC_IRQHandler,Default_Handler
.weak SDMMC1_IRQHandler
.thumb_set SDMMC1_IRQHandler,Default_Handler
.weak TIM5_IRQHandler
.thumb_set TIM5_IRQHandler,Default_Handler
.weak SPI3_IRQHandler
.thumb_set SPI3_IRQHandler,Default_Handler
.weak UART4_IRQHandler
.thumb_set UART4_IRQHandler,Default_Handler
.weak UART5_IRQHandler
.thumb_set UART5_IRQHandler,Default_Handler
.weak TIM6_DAC_IRQHandler
.thumb_set TIM6_DAC_IRQHandler,Default_Handler
.weak TIM7_IRQHandler
.thumb_set TIM7_IRQHandler,Default_Handler
.weak DMA2_Stream0_IRQHandler
.thumb_set DMA2_Stream0_IRQHandler,Default_Handler
.weak DMA2_Stream1_IRQHandler
.thumb_set DMA2_Stream1_IRQHandler,Default_Handler
.weak DMA2_Stream2_IRQHandler
.thumb_set DMA2_Stream2_IRQHandler,Default_Handler
.weak DMA2_Stream3_IRQHandler
.thumb_set DMA2_Stream3_IRQHandler,Default_Handler
.weak DMA2_Stream4_IRQHandler
.thumb_set DMA2_Stream4_IRQHandler,Default_Handler
.weak OTG_FS_IRQHandler
.thumb_set OTG_FS_IRQHandler,Default_Handler
.weak DMA2_Stream5_IRQHandler
.thumb_set DMA2_Stream5_IRQHandler,Default_Handler
.weak DMA2_Stream6_IRQHandler
.thumb_set DMA2_Stream6_IRQHandler,Default_Handler
.weak DMA2_Stream7_IRQHandler
.thumb_set DMA2_Stream7_IRQHandler,Default_Handler
.weak USART6_IRQHandler
.thumb_set USART6_IRQHandler,Default_Handler
.weak I2C3_EV_IRQHandler
.thumb_set I2C3_EV_IRQHandler,Default_Handler
.weak I2C3_ER_IRQHandler
.thumb_set I2C3_ER_IRQHandler,Default_Handler
.weak OTG_HS_EP1_OUT_IRQHandler
.thumb_set OTG_HS_EP1_OUT_IRQHandler,Default_Handler
.weak OTG_HS_EP1_IN_IRQHandler
.thumb_set OTG_HS_EP1_IN_IRQHandler,Default_Handler
.weak OTG_HS_WKUP_IRQHandler
.thumb_set OTG_HS_WKUP_IRQHandler,Default_Handler
.weak OTG_HS_IRQHandler
.thumb_set OTG_HS_IRQHandler,Default_Handler
.weak RNG_IRQHandler
.thumb_set RNG_IRQHandler,Default_Handler
.weak FPU_IRQHandler
.thumb_set FPU_IRQHandler,Default_Handler
.weak UART7_IRQHandler
.thumb_set UART7_IRQHandler,Default_Handler
.weak UART8_IRQHandler
.thumb_set UART8_IRQHandler,Default_Handler
.weak SPI4_IRQHandler
.thumb_set SPI4_IRQHandler,Default_Handler
.weak SPI5_IRQHandler
.thumb_set SPI5_IRQHandler,Default_Handler
.weak SAI1_IRQHandler
.thumb_set SAI1_IRQHandler,Default_Handler
.weak SAI2_IRQHandler
.thumb_set SAI2_IRQHandler,Default_Handler
.weak QUADSPI_IRQHandler
.thumb_set QUADSPI_IRQHandler,Default_Handler
.weak LPTIM1_IRQHandler
.thumb_set LPTIM1_IRQHandler,Default_Handler
.weak SDMMC2_IRQHandler
.thumb_set SDMMC2_IRQHandler,Default_Handler

8
Versuch1/Debug/Core/Src/main.cyclo Normal file
View File

@ -0,0 +1,8 @@
../Core/Src/main.c:68:5:_write 1
../Core/Src/main.c:75:10:time_msPassedSince 1
../Core/Src/main.c:89:5:main 4
../Core/Src/main.c:161:6:SystemClock_Config 4
../Core/Src/main.c:218:13:MX_USART6_UART_Init 2
../Core/Src/main.c:253:13:MX_GPIO_Init 1
../Core/Src/main.c:709:6:HAL_TIM_PeriodElapsedCallback 2
../Core/Src/main.c:727:6:Error_Handler 1

8
Versuch1/Debug/Core/Src/main.su Normal file
View File

@ -0,0 +1,8 @@
../Core/Src/main.c:68:5:_write 24 static
../Core/Src/main.c:75:10:time_msPassedSince 16 static
../Core/Src/main.c:89:5:main 24 static
../Core/Src/main.c:161:6:SystemClock_Config 88 static
../Core/Src/main.c:218:13:MX_USART6_UART_Init 8 static
../Core/Src/main.c:253:13:MX_GPIO_Init 64 static
../Core/Src/main.c:709:6:HAL_TIM_PeriodElapsedCallback 16 static
../Core/Src/main.c:727:6:Error_Handler 4 static,ignoring_inline_asm

3
Versuch1/Debug/Core/Src/stm32f7xx_hal_msp.cyclo Normal file
View File

@ -0,0 +1,3 @@
../Core/Src/stm32f7xx_hal_msp.c:63:6:HAL_MspInit 1
../Core/Src/stm32f7xx_hal_msp.c:86:6:HAL_UART_MspInit 3
../Core/Src/stm32f7xx_hal_msp.c:134:6:HAL_UART_MspDeInit 2

3
Versuch1/Debug/Core/Src/stm32f7xx_hal_msp.su Normal file
View File

@ -0,0 +1,3 @@
../Core/Src/stm32f7xx_hal_msp.c:63:6:HAL_MspInit 16 static
../Core/Src/stm32f7xx_hal_msp.c:86:6:HAL_UART_MspInit 176 static
../Core/Src/stm32f7xx_hal_msp.c:134:6:HAL_UART_MspDeInit 16 static

3
Versuch1/Debug/Core/Src/stm32f7xx_hal_timebase_tim.cyclo Normal file
View File

@ -0,0 +1,3 @@
../Core/Src/stm32f7xx_hal_timebase_tim.c:41:19:HAL_InitTick 5
../Core/Src/stm32f7xx_hal_timebase_tim.c:120:6:HAL_SuspendTick 1
../Core/Src/stm32f7xx_hal_timebase_tim.c:132:6:HAL_ResumeTick 1

3
Versuch1/Debug/Core/Src/stm32f7xx_hal_timebase_tim.su Normal file
View File

@ -0,0 +1,3 @@
../Core/Src/stm32f7xx_hal_timebase_tim.c:41:19:HAL_InitTick 64 static
../Core/Src/stm32f7xx_hal_timebase_tim.c:120:6:HAL_SuspendTick 4 static
../Core/Src/stm32f7xx_hal_timebase_tim.c:132:6:HAL_ResumeTick 4 static

10
Versuch1/Debug/Core/Src/stm32f7xx_it.cyclo Normal file
View File

@ -0,0 +1,10 @@
../Core/Src/stm32f7xx_it.c:70:6:NMI_Handler 1
../Core/Src/stm32f7xx_it.c:85:6:HardFault_Handler 1
../Core/Src/stm32f7xx_it.c:100:6:MemManage_Handler 1
../Core/Src/stm32f7xx_it.c:115:6:BusFault_Handler 1
../Core/Src/stm32f7xx_it.c:130:6:UsageFault_Handler 1
../Core/Src/stm32f7xx_it.c:145:6:SVC_Handler 1
../Core/Src/stm32f7xx_it.c:158:6:DebugMon_Handler 1
../Core/Src/stm32f7xx_it.c:171:6:PendSV_Handler 1
../Core/Src/stm32f7xx_it.c:184:6:SysTick_Handler 1
../Core/Src/stm32f7xx_it.c:205:6:TIM8_TRG_COM_TIM14_IRQHandler 1

10
Versuch1/Debug/Core/Src/stm32f7xx_it.su Normal file
View File

@ -0,0 +1,10 @@
../Core/Src/stm32f7xx_it.c:70:6:NMI_Handler 4 static
../Core/Src/stm32f7xx_it.c:85:6:HardFault_Handler 4 static
../Core/Src/stm32f7xx_it.c:100:6:MemManage_Handler 4 static
../Core/Src/stm32f7xx_it.c:115:6:BusFault_Handler 4 static
../Core/Src/stm32f7xx_it.c:130:6:UsageFault_Handler 4 static
../Core/Src/stm32f7xx_it.c:145:6:SVC_Handler 4 static
../Core/Src/stm32f7xx_it.c:158:6:DebugMon_Handler 4 static
../Core/Src/stm32f7xx_it.c:171:6:PendSV_Handler 4 static
../Core/Src/stm32f7xx_it.c:184:6:SysTick_Handler 4 static
../Core/Src/stm32f7xx_it.c:205:6:TIM8_TRG_COM_TIM14_IRQHandler 8 static

45
Versuch1/Debug/Core/Src/subdir.mk Normal file
View File

@ -0,0 +1,45 @@
################################################################################
# Automatically-generated file. Do not edit!
# Toolchain: GNU Tools for STM32 (13.3.rel1)
################################################################################
# Add inputs and outputs from these tool invocations to the build variables
C_SRCS += \
../Core/Src/main.c \
../Core/Src/stm32f7xx_hal_msp.c \
../Core/Src/stm32f7xx_hal_timebase_tim.c \
../Core/Src/stm32f7xx_it.c \
../Core/Src/syscalls.c \
../Core/Src/sysmem.c \
../Core/Src/system_stm32f7xx.c
OBJS += \
./Core/Src/main.o \
./Core/Src/stm32f7xx_hal_msp.o \
./Core/Src/stm32f7xx_hal_timebase_tim.o \
./Core/Src/stm32f7xx_it.o \
./Core/Src/syscalls.o \
./Core/Src/sysmem.o \
./Core/Src/system_stm32f7xx.o
C_DEPS += \
./Core/Src/main.d \
./Core/Src/stm32f7xx_hal_msp.d \
./Core/Src/stm32f7xx_hal_timebase_tim.d \
./Core/Src/stm32f7xx_it.d \
./Core/Src/syscalls.d \
./Core/Src/sysmem.d \
./Core/Src/system_stm32f7xx.d
# Each subdirectory must supply rules for building sources it contributes
Core/Src/%.o Core/Src/%.su Core/Src/%.cyclo: ../Core/Src/%.c Core/Src/subdir.mk
arm-none-eabi-gcc "$<" -mcpu=cortex-m7 -std=gnu11 -g3 -DDEBUG -DUSE_HAL_DRIVER -DSTM32F723xx -c -I../Core/Inc -I../Drivers/STM32F7xx_HAL_Driver/Inc -I../Drivers/STM32F7xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32F7xx/Include -I../Drivers/CMSIS/Include -O0 -ffunction-sections -fdata-sections -Wall -fstack-usage -fcyclomatic-complexity -MMD -MP -MF"$(@:%.o=%.d)" -MT"$@" --specs=nano.specs -mfpu=fpv5-sp-d16 -mfloat-abi=hard -mthumb -o "$@"
clean: clean-Core-2f-Src
clean-Core-2f-Src:
-$(RM) ./Core/Src/main.cyclo ./Core/Src/main.d ./Core/Src/main.o ./Core/Src/main.su ./Core/Src/stm32f7xx_hal_msp.cyclo ./Core/Src/stm32f7xx_hal_msp.d ./Core/Src/stm32f7xx_hal_msp.o ./Core/Src/stm32f7xx_hal_msp.su ./Core/Src/stm32f7xx_hal_timebase_tim.cyclo ./Core/Src/stm32f7xx_hal_timebase_tim.d ./Core/Src/stm32f7xx_hal_timebase_tim.o ./Core/Src/stm32f7xx_hal_timebase_tim.su ./Core/Src/stm32f7xx_it.cyclo ./Core/Src/stm32f7xx_it.d ./Core/Src/stm32f7xx_it.o ./Core/Src/stm32f7xx_it.su ./Core/Src/syscalls.cyclo ./Core/Src/syscalls.d ./Core/Src/syscalls.o ./Core/Src/syscalls.su ./Core/Src/sysmem.cyclo ./Core/Src/sysmem.d ./Core/Src/sysmem.o ./Core/Src/sysmem.su ./Core/Src/system_stm32f7xx.cyclo ./Core/Src/system_stm32f7xx.d ./Core/Src/system_stm32f7xx.o ./Core/Src/system_stm32f7xx.su
.PHONY: clean-Core-2f-Src

18
Versuch1/Debug/Core/Src/syscalls.cyclo Normal file
View File

@ -0,0 +1,18 @@
../Core/Src/syscalls.c:44:6:initialise_monitor_handles 1
../Core/Src/syscalls.c:48:5:_getpid 1
../Core/Src/syscalls.c:53:5:_kill 1
../Core/Src/syscalls.c:61:6:_exit 1
../Core/Src/syscalls.c:67:27:_read 2
../Core/Src/syscalls.c:80:27:_write 2
../Core/Src/syscalls.c:92:5:_close 1
../Core/Src/syscalls.c:99:5:_fstat 1
../Core/Src/syscalls.c:106:5:_isatty 1
../Core/Src/syscalls.c:112:5:_lseek 1
../Core/Src/syscalls.c:120:5:_open 1
../Core/Src/syscalls.c:128:5:_wait 1
../Core/Src/syscalls.c:135:5:_unlink 1
../Core/Src/syscalls.c:142:5:_times 1
../Core/Src/syscalls.c:148:5:_stat 1
../Core/Src/syscalls.c:155:5:_link 1
../Core/Src/syscalls.c:163:5:_fork 1
../Core/Src/syscalls.c:169:5:_execve 1

18
Versuch1/Debug/Core/Src/syscalls.su Normal file
View File

@ -0,0 +1,18 @@
../Core/Src/syscalls.c:44:6:initialise_monitor_handles 4 static
../Core/Src/syscalls.c:48:5:_getpid 4 static
../Core/Src/syscalls.c:53:5:_kill 16 static
../Core/Src/syscalls.c:61:6:_exit 16 static
../Core/Src/syscalls.c:67:27:_read 32 static
../Core/Src/syscalls.c:80:27:_write 32 static
../Core/Src/syscalls.c:92:5:_close 16 static
../Core/Src/syscalls.c:99:5:_fstat 16 static
../Core/Src/syscalls.c:106:5:_isatty 16 static
../Core/Src/syscalls.c:112:5:_lseek 24 static
../Core/Src/syscalls.c:120:5:_open 12 static
../Core/Src/syscalls.c:128:5:_wait 16 static
../Core/Src/syscalls.c:135:5:_unlink 16 static
../Core/Src/syscalls.c:142:5:_times 16 static
../Core/Src/syscalls.c:148:5:_stat 16 static
../Core/Src/syscalls.c:155:5:_link 16 static
../Core/Src/syscalls.c:163:5:_fork 8 static
../Core/Src/syscalls.c:169:5:_execve 24 static

1
Versuch1/Debug/Core/Src/sysmem.cyclo Normal file
View File

@ -0,0 +1 @@
../Core/Src/sysmem.c:53:7:_sbrk 3

1
Versuch1/Debug/Core/Src/sysmem.su Normal file
View File

@ -0,0 +1 @@
../Core/Src/sysmem.c:53:7:_sbrk 32 static

2
Versuch1/Debug/Core/Src/system_stm32f7xx.cyclo Normal file
View File

@ -0,0 +1,2 @@
../Core/Src/system_stm32f7xx.c:151:6:SystemInit 1
../Core/Src/system_stm32f7xx.c:200:6:SystemCoreClockUpdate 6

2
Versuch1/Debug/Core/Src/system_stm32f7xx.su Normal file
View File

@ -0,0 +1,2 @@
../Core/Src/system_stm32f7xx.c:151:6:SystemInit 4 static
../Core/Src/system_stm32f7xx.c:200:6:SystemCoreClockUpdate 32 static

27
Versuch1/Debug/Core/Startup/subdir.mk Normal file
View File

@ -0,0 +1,27 @@
################################################################################
# Automatically-generated file. Do not edit!
# Toolchain: GNU Tools for STM32 (13.3.rel1)
################################################################################
# Add inputs and outputs from these tool invocations to the build variables
S_SRCS += \
../Core/Startup/startup_stm32f723iekx.s
OBJS += \
./Core/Startup/startup_stm32f723iekx.o
S_DEPS += \
./Core/Startup/startup_stm32f723iekx.d
# Each subdirectory must supply rules for building sources it contributes
Core/Startup/%.o: ../Core/Startup/%.s Core/Startup/subdir.mk
arm-none-eabi-gcc -mcpu=cortex-m7 -g3 -DDEBUG -c -x assembler-with-cpp -MMD -MP -MF"$(@:%.o=%.d)" -MT"$@" --specs=nano.specs -mfpu=fpv5-sp-d16 -mfloat-abi=hard -mthumb -o "$@" "$<"
clean: clean-Core-2f-Startup
clean-Core-2f-Startup:
-$(RM) ./Core/Startup/startup_stm32f723iekx.d ./Core/Startup/startup_stm32f723iekx.o
.PHONY: clean-Core-2f-Startup

9
Versuch1/Debug/Core/subdir.mk Normal file
View File

@ -0,0 +1,9 @@
################################################################################
# Automatically-generated file. Do not edit!
# Toolchain: GNU Tools for STM32 (13.3.rel1)
################################################################################
# Add inputs and outputs from these tool invocations to the build variables
# Each subdirectory must supply rules for building sources it contributes

29
Versuch1/Debug/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal.cyclo Normal file
View File

@ -0,0 +1,29 @@
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal.c:138:19:HAL_Init 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal.c:168:19:HAL_DeInit 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal.c:197:13:HAL_MspInit 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal.c:208:13:HAL_MspDeInit 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal.c:231:26:HAL_InitTick 3
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal.c:290:13:HAL_IncTick 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal.c:301:17:HAL_GetTick 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal.c:310:10:HAL_GetTickPrio 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal.c:319:19:HAL_SetTickFreq 3
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal.c:352:21:HAL_GetTickFreq 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal.c:368:13:HAL_Delay 3
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal.c:394:13:HAL_SuspendTick 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal.c:410:13:HAL_ResumeTick 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal.c:420:10:HAL_GetHalVersion 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal.c:429:10:HAL_GetREVID 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal.c:438:10:HAL_GetDEVID 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal.c:447:10:HAL_GetUIDw0 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal.c:456:10:HAL_GetUIDw1 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal.c:465:10:HAL_GetUIDw2 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal.c:474:6:HAL_DBGMCU_EnableDBGSleepMode 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal.c:483:6:HAL_DBGMCU_DisableDBGSleepMode 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal.c:492:6:HAL_DBGMCU_EnableDBGStopMode 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal.c:501:6:HAL_DBGMCU_DisableDBGStopMode 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal.c:510:6:HAL_DBGMCU_EnableDBGStandbyMode 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal.c:519:6:HAL_DBGMCU_DisableDBGStandbyMode 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal.c:530:6:HAL_EnableCompensationCell 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal.c:541:6:HAL_DisableCompensationCell 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal.c:554:6:HAL_EnableFMCMemorySwapping 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal.c:567:6:HAL_DisableFMCMemorySwapping 1

29
Versuch1/Debug/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal.su Normal file
View File

@ -0,0 +1,29 @@
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal.c:138:19:HAL_Init 8 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal.c:168:19:HAL_DeInit 8 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal.c:197:13:HAL_MspInit 4 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal.c:208:13:HAL_MspDeInit 4 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal.c:231:26:HAL_InitTick 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal.c:290:13:HAL_IncTick 4 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal.c:301:17:HAL_GetTick 4 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal.c:310:10:HAL_GetTickPrio 4 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal.c:319:19:HAL_SetTickFreq 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal.c:352:21:HAL_GetTickFreq 4 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal.c:368:13:HAL_Delay 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal.c:394:13:HAL_SuspendTick 4 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal.c:410:13:HAL_ResumeTick 4 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal.c:420:10:HAL_GetHalVersion 4 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal.c:429:10:HAL_GetREVID 4 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal.c:438:10:HAL_GetDEVID 4 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal.c:447:10:HAL_GetUIDw0 4 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal.c:456:10:HAL_GetUIDw1 4 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal.c:465:10:HAL_GetUIDw2 4 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal.c:474:6:HAL_DBGMCU_EnableDBGSleepMode 4 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal.c:483:6:HAL_DBGMCU_DisableDBGSleepMode 4 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal.c:492:6:HAL_DBGMCU_EnableDBGStopMode 4 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal.c:501:6:HAL_DBGMCU_DisableDBGStopMode 4 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal.c:510:6:HAL_DBGMCU_EnableDBGStandbyMode 4 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal.c:519:6:HAL_DBGMCU_DisableDBGStandbyMode 4 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal.c:530:6:HAL_EnableCompensationCell 4 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal.c:541:6:HAL_DisableCompensationCell 4 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal.c:554:6:HAL_EnableFMCMemorySwapping 4 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal.c:567:6:HAL_DisableFMCMemorySwapping 4 static

34
Versuch1/Debug/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_cortex.cyclo Normal file
View File

@ -0,0 +1,34 @@
../Drivers/CMSIS/Include/core_cm7.h:1865:22:__NVIC_SetPriorityGrouping 1
../Drivers/CMSIS/Include/core_cm7.h:1884:26:__NVIC_GetPriorityGrouping 1
../Drivers/CMSIS/Include/core_cm7.h:1896:22:__NVIC_EnableIRQ 2
../Drivers/CMSIS/Include/core_cm7.h:1932:22:__NVIC_DisableIRQ 2
../Drivers/CMSIS/Include/core_cm7.h:1951:26:__NVIC_GetPendingIRQ 2
../Drivers/CMSIS/Include/core_cm7.h:1970:22:__NVIC_SetPendingIRQ 2
../Drivers/CMSIS/Include/core_cm7.h:1985:22:__NVIC_ClearPendingIRQ 2
../Drivers/CMSIS/Include/core_cm7.h:2002:26:__NVIC_GetActive 2
../Drivers/CMSIS/Include/core_cm7.h:2024:22:__NVIC_SetPriority 2
../Drivers/CMSIS/Include/core_cm7.h:2046:26:__NVIC_GetPriority 2
../Drivers/CMSIS/Include/core_cm7.h:2071:26:NVIC_EncodePriority 2
../Drivers/CMSIS/Include/core_cm7.h:2098:22:NVIC_DecodePriority 2
../Drivers/CMSIS/Include/core_cm7.h:2147:34:__NVIC_SystemReset 1
../Drivers/CMSIS/Include/core_cm7.h:2564:26:SysTick_Config 2
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_cortex.c:142:6:HAL_NVIC_SetPriorityGrouping 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_cortex.c:164:6:HAL_NVIC_SetPriority 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_cortex.c:186:6:HAL_NVIC_EnableIRQ 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_cortex.c:202:6:HAL_NVIC_DisableIRQ 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_cortex.c:215:6:HAL_NVIC_SystemReset 0
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_cortex.c:228:10:HAL_SYSTICK_Config 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_cortex.c:257:6:HAL_MPU_Disable 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_cortex.c:280:6:HAL_MPU_Enable 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_cortex.c:297:6:HAL_MPU_EnableRegion 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_cortex.c:313:6:HAL_MPU_DisableRegion 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_cortex.c:331:6:HAL_MPU_ConfigRegion 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_cortex.c:369:10:HAL_NVIC_GetPriorityGrouping 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_cortex.c:396:6:HAL_NVIC_GetPriority 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_cortex.c:411:6:HAL_NVIC_SetPendingIRQ 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_cortex.c:429:10:HAL_NVIC_GetPendingIRQ 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_cortex.c:445:6:HAL_NVIC_ClearPendingIRQ 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_cortex.c:462:10:HAL_NVIC_GetActive 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_cortex.c:479:6:HAL_SYSTICK_CLKSourceConfig 2
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_cortex.c:497:6:HAL_SYSTICK_IRQHandler 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_cortex.c:506:13:HAL_SYSTICK_Callback 1

34
Versuch1/Debug/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_cortex.su Normal file
View File

@ -0,0 +1,34 @@
../Drivers/CMSIS/Include/core_cm7.h:1865:22:__NVIC_SetPriorityGrouping 24 static
../Drivers/CMSIS/Include/core_cm7.h:1884:26:__NVIC_GetPriorityGrouping 4 static
../Drivers/CMSIS/Include/core_cm7.h:1896:22:__NVIC_EnableIRQ 16 static
../Drivers/CMSIS/Include/core_cm7.h:1932:22:__NVIC_DisableIRQ 16 static,ignoring_inline_asm
../Drivers/CMSIS/Include/core_cm7.h:1951:26:__NVIC_GetPendingIRQ 16 static
../Drivers/CMSIS/Include/core_cm7.h:1970:22:__NVIC_SetPendingIRQ 16 static
../Drivers/CMSIS/Include/core_cm7.h:1985:22:__NVIC_ClearPendingIRQ 16 static
../Drivers/CMSIS/Include/core_cm7.h:2002:26:__NVIC_GetActive 16 static
../Drivers/CMSIS/Include/core_cm7.h:2024:22:__NVIC_SetPriority 16 static
../Drivers/CMSIS/Include/core_cm7.h:2046:26:__NVIC_GetPriority 16 static
../Drivers/CMSIS/Include/core_cm7.h:2071:26:NVIC_EncodePriority 40 static
../Drivers/CMSIS/Include/core_cm7.h:2098:22:NVIC_DecodePriority 40 static
../Drivers/CMSIS/Include/core_cm7.h:2147:34:__NVIC_SystemReset 4 static,ignoring_inline_asm
../Drivers/CMSIS/Include/core_cm7.h:2564:26:SysTick_Config 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_cortex.c:142:6:HAL_NVIC_SetPriorityGrouping 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_cortex.c:164:6:HAL_NVIC_SetPriority 32 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_cortex.c:186:6:HAL_NVIC_EnableIRQ 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_cortex.c:202:6:HAL_NVIC_DisableIRQ 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_cortex.c:215:6:HAL_NVIC_SystemReset 8 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_cortex.c:228:10:HAL_SYSTICK_Config 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_cortex.c:257:6:HAL_MPU_Disable 4 static,ignoring_inline_asm
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_cortex.c:280:6:HAL_MPU_Enable 16 static,ignoring_inline_asm
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_cortex.c:297:6:HAL_MPU_EnableRegion 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_cortex.c:313:6:HAL_MPU_DisableRegion 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_cortex.c:331:6:HAL_MPU_ConfigRegion 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_cortex.c:369:10:HAL_NVIC_GetPriorityGrouping 8 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_cortex.c:396:6:HAL_NVIC_GetPriority 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_cortex.c:411:6:HAL_NVIC_SetPendingIRQ 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_cortex.c:429:10:HAL_NVIC_GetPendingIRQ 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_cortex.c:445:6:HAL_NVIC_ClearPendingIRQ 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_cortex.c:462:10:HAL_NVIC_GetActive 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_cortex.c:479:6:HAL_SYSTICK_CLKSourceConfig 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_cortex.c:497:6:HAL_SYSTICK_IRQHandler 8 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_cortex.c:506:13:HAL_SYSTICK_Callback 4 static

15
Versuch1/Debug/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_dma.cyclo Normal file
View File

@ -0,0 +1,15 @@
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_dma.c:171:19:HAL_DMA_Init 8
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_dma.c:311:19:HAL_DMA_DeInit 3
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_dma.c:409:19:HAL_DMA_Start 3
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_dma.c:453:19:HAL_DMA_Start_IT 4
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_dma.c:516:19:HAL_DMA_Abort 6
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_dma.c:584:19:HAL_DMA_Abort_IT 2
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_dma.c:614:19:HAL_DMA_PollForTransfer 15
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_dma.c:751:6:HAL_DMA_IRQHandler 32
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_dma.c:974:19:HAL_DMA_RegisterCallback 9
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_dma.c:1036:19:HAL_DMA_UnRegisterCallback 10
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_dma.c:1121:22:HAL_DMA_GetState 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_dma.c:1132:10:HAL_DMA_GetError 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_dma.c:1158:13:DMA_SetConfig 2
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_dma.c:1192:17:DMA_CalcBaseAndBitshift 2
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_dma.c:1220:26:DMA_CheckFifoParam 15

15
Versuch1/Debug/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_dma.su Normal file
View File

@ -0,0 +1,15 @@
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_dma.c:171:19:HAL_DMA_Init 32 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_dma.c:311:19:HAL_DMA_DeInit 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_dma.c:409:19:HAL_DMA_Start 32 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_dma.c:453:19:HAL_DMA_Start_IT 32 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_dma.c:516:19:HAL_DMA_Abort 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_dma.c:584:19:HAL_DMA_Abort_IT 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_dma.c:614:19:HAL_DMA_PollForTransfer 48 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_dma.c:751:6:HAL_DMA_IRQHandler 32 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_dma.c:974:19:HAL_DMA_RegisterCallback 32 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_dma.c:1036:19:HAL_DMA_UnRegisterCallback 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_dma.c:1121:22:HAL_DMA_GetState 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_dma.c:1132:10:HAL_DMA_GetError 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_dma.c:1158:13:DMA_SetConfig 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_dma.c:1192:17:DMA_CalcBaseAndBitshift 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_dma.c:1220:26:DMA_CheckFifoParam 24 static

4
Versuch1/Debug/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_dma_ex.cyclo Normal file
View File

@ -0,0 +1,4 @@
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_dma_ex.c:102:19:HAL_DMAEx_MultiBufferStart 4
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_dma_ex.c:156:19:HAL_DMAEx_MultiBufferStart_IT 261
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_dma_ex.c:234:19:HAL_DMAEx_ChangeMemory 2
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_dma_ex.c:271:13:DMA_MultiBufferSetConfig 2

4
Versuch1/Debug/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_dma_ex.su Normal file
View File

@ -0,0 +1,4 @@
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_dma_ex.c:102:19:HAL_DMAEx_MultiBufferStart 32 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_dma_ex.c:156:19:HAL_DMAEx_MultiBufferStart_IT 32 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_dma_ex.c:234:19:HAL_DMAEx_ChangeMemory 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_dma_ex.c:271:13:DMA_MultiBufferSetConfig 24 static

9
Versuch1/Debug/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_exti.cyclo Normal file
View File

@ -0,0 +1,9 @@
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_exti.c:142:19:HAL_EXTI_SetConfigLine 9
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_exti.c:237:19:HAL_EXTI_GetConfigLine 9
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_exti.c:316:19:HAL_EXTI_ClearConfigLine 4
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_exti.c:369:19:HAL_EXTI_RegisterCallback 2
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_exti.c:394:19:HAL_EXTI_GetHandle 2
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_exti.c:434:6:HAL_EXTI_IRQHandler 3
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_exti.c:466:10:HAL_EXTI_GetPending 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_exti.c:495:6:HAL_EXTI_ClearPending 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_exti.c:516:6:HAL_EXTI_GenerateSWI 1

9
Versuch1/Debug/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_exti.su Normal file
View File

@ -0,0 +1,9 @@
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_exti.c:142:19:HAL_EXTI_SetConfigLine 32 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_exti.c:237:19:HAL_EXTI_GetConfigLine 32 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_exti.c:316:19:HAL_EXTI_ClearConfigLine 32 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_exti.c:369:19:HAL_EXTI_RegisterCallback 32 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_exti.c:394:19:HAL_EXTI_GetHandle 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_exti.c:434:6:HAL_EXTI_IRQHandler 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_exti.c:466:10:HAL_EXTI_GetPending 32 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_exti.c:495:6:HAL_EXTI_ClearPending 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_exti.c:516:6:HAL_EXTI_GenerateSWI 24 static

17
Versuch1/Debug/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash.cyclo Normal file
View File

@ -0,0 +1,17 @@
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash.c:168:19:HAL_FLASH_Program 7
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash.c:237:19:HAL_FLASH_Program_IT 6
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash.c:299:6:HAL_FLASH_IRQHandler 13
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash.c:434:13:HAL_FLASH_EndOfOperationCallback 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash.c:452:13:HAL_FLASH_OperationErrorCallback 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash.c:484:19:HAL_FLASH_Unlock 3
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash.c:508:19:HAL_FLASH_Lock 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash.c:520:19:HAL_FLASH_OB_Unlock 2
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash.c:540:19:HAL_FLASH_OB_Lock 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash.c:552:19:HAL_FLASH_OB_Launch 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash.c:588:10:HAL_FLASH_GetError 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash.c:602:19:FLASH_WaitForLastOperation 7
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash.c:657:13:FLASH_Program_DoubleWord 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash.c:694:13:FLASH_Program_Word 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash.c:723:13:FLASH_Program_HalfWord 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash.c:753:13:FLASH_Program_Byte 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash.c:774:13:FLASH_SetErrorCode 7

17
Versuch1/Debug/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash.su Normal file
View File

@ -0,0 +1,17 @@
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash.c:168:19:HAL_FLASH_Program 32 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash.c:237:19:HAL_FLASH_Program_IT 32 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash.c:299:6:HAL_FLASH_IRQHandler 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash.c:434:13:HAL_FLASH_EndOfOperationCallback 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash.c:452:13:HAL_FLASH_OperationErrorCallback 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash.c:484:19:HAL_FLASH_Unlock 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash.c:508:19:HAL_FLASH_Lock 4 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash.c:520:19:HAL_FLASH_OB_Unlock 4 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash.c:540:19:HAL_FLASH_OB_Lock 4 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash.c:552:19:HAL_FLASH_OB_Launch 8 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash.c:588:10:HAL_FLASH_GetError 4 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash.c:602:19:FLASH_WaitForLastOperation 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash.c:657:13:FLASH_Program_DoubleWord 24 static,ignoring_inline_asm
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash.c:694:13:FLASH_Program_Word 16 static,ignoring_inline_asm
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash.c:723:13:FLASH_Program_HalfWord 16 static,ignoring_inline_asm
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash.c:753:13:FLASH_Program_Byte 16 static,ignoring_inline_asm
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash.c:774:13:FLASH_SetErrorCode 4 static

21
Versuch1/Debug/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.cyclo Normal file
View File

@ -0,0 +1,21 @@
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c:156:19:HAL_FLASHEx_Erase 6
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c:229:19:HAL_FLASHEx_Erase_IT 3
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c:285:19:HAL_FLASHEx_OBProgram 11
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c:384:6:HAL_FLASHEx_OBGetConfig 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c:639:13:FLASH_MassErase 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c:670:6:FLASH_Erase_Sector 4
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c:711:17:FLASH_OB_GetWRP 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c:745:26:FLASH_OB_UserConfig 2
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c:783:17:FLASH_OB_GetUser 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c:806:26:FLASH_OB_EnableWRP 2
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c:842:26:FLASH_OB_DisableWRP 2
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c:873:26:FLASH_OB_RDP_LevelConfig 2
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c:901:26:FLASH_OB_BOR_LevelConfig 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c:932:26:FLASH_OB_BootAddressConfig 3
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c:965:16:FLASH_OB_GetRDP 3
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c:993:17:FLASH_OB_GetBOR 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c:1016:17:FLASH_OB_GetBootAddress 2
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c:1043:26:FLASH_OB_PCROP_Config 2
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c:1067:26:FLASH_OB_PCROP_RDP_Config 2
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c:1089:17:FLASH_OB_GetPCROP 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c:1099:17:FLASH_OB_GetPCROPRDP 1

21
Versuch1/Debug/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.su Normal file
View File

@ -0,0 +1,21 @@
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c:156:19:HAL_FLASHEx_Erase 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c:229:19:HAL_FLASHEx_Erase_IT 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c:285:19:HAL_FLASHEx_OBProgram 40 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c:384:6:HAL_FLASHEx_OBGetConfig 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c:639:13:FLASH_MassErase 16 static,ignoring_inline_asm
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c:670:6:FLASH_Erase_Sector 24 static,ignoring_inline_asm
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c:711:17:FLASH_OB_GetWRP 4 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c:745:26:FLASH_OB_UserConfig 40 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c:783:17:FLASH_OB_GetUser 4 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c:806:26:FLASH_OB_EnableWRP 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c:842:26:FLASH_OB_DisableWRP 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c:873:26:FLASH_OB_RDP_LevelConfig 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c:901:26:FLASH_OB_BOR_LevelConfig 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c:932:26:FLASH_OB_BootAddressConfig 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c:965:16:FLASH_OB_GetRDP 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c:993:17:FLASH_OB_GetBOR 4 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c:1016:17:FLASH_OB_GetBootAddress 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c:1043:26:FLASH_OB_PCROP_Config 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c:1067:26:FLASH_OB_PCROP_RDP_Config 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c:1089:17:FLASH_OB_GetPCROP 4 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c:1099:17:FLASH_OB_GetPCROPRDP 4 static

8
Versuch1/Debug/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_gpio.cyclo Normal file
View File

@ -0,0 +1,8 @@
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_gpio.c:162:6:HAL_GPIO_Init 20
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_gpio.c:291:6:HAL_GPIO_DeInit 12
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_gpio.c:370:15:HAL_GPIO_ReadPin 2
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_gpio.c:404:6:HAL_GPIO_WritePin 2
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_gpio.c:427:6:HAL_GPIO_TogglePin 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_gpio.c:452:19:HAL_GPIO_LockPin 2
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_gpio.c:486:6:HAL_GPIO_EXTI_IRQHandler 2
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_gpio.c:501:13:HAL_GPIO_EXTI_Callback 1

8
Versuch1/Debug/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_gpio.su Normal file
View File

@ -0,0 +1,8 @@
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_gpio.c:162:6:HAL_GPIO_Init 40 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_gpio.c:291:6:HAL_GPIO_DeInit 32 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_gpio.c:370:15:HAL_GPIO_ReadPin 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_gpio.c:404:6:HAL_GPIO_WritePin 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_gpio.c:427:6:HAL_GPIO_TogglePin 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_gpio.c:452:19:HAL_GPIO_LockPin 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_gpio.c:486:6:HAL_GPIO_EXTI_IRQHandler 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_gpio.c:501:13:HAL_GPIO_EXTI_Callback 16 static

81
Versuch1/Debug/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.cyclo Normal file
View File

@ -0,0 +1,81 @@
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:535:19:HAL_I2C_Init 5
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:650:19:HAL_I2C_DeInit 2
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:696:13:HAL_I2C_MspInit 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:712:13:HAL_I2C_MspDeInit 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:1119:19:HAL_I2C_Master_Transmit 13
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:1260:19:HAL_I2C_Master_Receive 12
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:1378:19:HAL_I2C_Slave_Transmit 17
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:1565:19:HAL_I2C_Slave_Receive 12
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:1695:19:HAL_I2C_Master_Transmit_IT 6
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:1785:19:HAL_I2C_Master_Receive_IT 5
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:1854:19:HAL_I2C_Slave_Transmit_IT 4
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:1918:19:HAL_I2C_Slave_Receive_IT 3
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:1970:19:HAL_I2C_Master_Transmit_DMA 9
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:2133:19:HAL_I2C_Master_Receive_DMA 8
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:2278:19:HAL_I2C_Slave_Transmit_DMA 9
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:2414:19:HAL_I2C_Slave_Receive_DMA 7
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:2523:19:HAL_I2C_Mem_Write 15
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:2660:19:HAL_I2C_Mem_Read 15
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:2797:19:HAL_I2C_Mem_Write_IT 7
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:2885:19:HAL_I2C_Mem_Read_IT 7
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:2972:19:HAL_I2C_Mem_Write_DMA 10
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:3118:19:HAL_I2C_Mem_Read_DMA 10
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:3263:19:HAL_I2C_IsDeviceReady 17
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:3418:19:HAL_I2C_Master_Seq_Transmit_IT 14
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:3532:19:HAL_I2C_Master_Seq_Transmit_DMA 19
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:3729:19:HAL_I2C_Master_Seq_Receive_IT 9
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:3816:19:HAL_I2C_Master_Seq_Receive_DMA 12
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:3982:19:HAL_I2C_Slave_Seq_Transmit_IT 11
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:4082:19:HAL_I2C_Slave_Seq_Transmit_DMA 17
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:4266:19:HAL_I2C_Slave_Seq_Receive_IT 11
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:4366:19:HAL_I2C_Slave_Seq_Receive_DMA 17
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:4546:19:HAL_I2C_EnableListen_IT 2
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:4570:19:HAL_I2C_DisableListen_IT 2
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:4603:19:HAL_I2C_Master_Abort_IT 6
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:4667:6:HAL_I2C_EV_IRQHandler 2
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:4686:6:HAL_I2C_ER_IRQHandler 8
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:4738:13:HAL_I2C_MasterTxCpltCallback 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:4754:13:HAL_I2C_MasterRxCpltCallback 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:4769:13:HAL_I2C_SlaveTxCpltCallback 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:4785:13:HAL_I2C_SlaveRxCpltCallback 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:4803:13:HAL_I2C_AddrCallback 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:4821:13:HAL_I2C_ListenCpltCallback 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:4837:13:HAL_I2C_MemTxCpltCallback 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:4853:13:HAL_I2C_MemRxCpltCallback 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:4869:13:HAL_I2C_ErrorCallback 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:4885:13:HAL_I2C_AbortCpltCallback 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:4920:22:HAL_I2C_GetState 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:4932:21:HAL_I2C_GetMode 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:4943:10:HAL_I2C_GetError 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:4968:26:I2C_Master_ISR_IT 25
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:5127:26:I2C_Mem_ISR_IT 22
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:5286:26:I2C_Slave_ISR_IT 25
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:5426:26:I2C_Master_ISR_DMA 19
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:5574:26:I2C_Mem_ISR_DMA 20
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:5738:26:I2C_Slave_ISR_DMA 27
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:5882:26:I2C_RequestMemoryWrite 5
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:5937:26:I2C_RequestMemoryRead 5
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:5986:13:I2C_ITAddrCplt 5
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:6081:13:I2C_ITMasterSeqCplt 2
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:6134:13:I2C_ITSlaveSeqCplt 5
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:6208:13:I2C_ITMasterCplt 12
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:6351:13:I2C_ITSlaveCplt 26
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:6567:13:I2C_ITListenCplt 3
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:6618:13:I2C_ITError 19
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:6749:13:I2C_TreatErrorCallback 2
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:6787:13:I2C_Flush_TXDR 3
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:6808:13:I2C_DMAMasterTransmitCplt 4
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:6859:13:I2C_DMASlaveTransmitCplt 3
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:6888:13:I2C_DMAMasterReceiveCplt 5
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:6947:13:I2C_DMASlaveReceiveCplt 3
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:6976:13:I2C_DMAError 7
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:7016:13:I2C_DMAAbort 3
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:7046:26:I2C_WaitOnFlagUntilTimeout 7
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:7086:26:I2C_WaitOnTXISFlagUntilTimeout 7
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:7127:26:I2C_WaitOnSTOPFlagUntilTimeout 6
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:7165:26:I2C_WaitOnRXNEFlagUntilTimeout 13
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:7242:26:I2C_IsErrorOccurred 17
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:7383:13:I2C_TransferConfig 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:7412:13:I2C_Enable_IRQ 15
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:7503:13:I2C_Disable_IRQ 9
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:7566:13:I2C_ConvertOtherXferOptions 3

81
Versuch1/Debug/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.su Normal file
View File

@ -0,0 +1,81 @@
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:535:19:HAL_I2C_Init 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:650:19:HAL_I2C_DeInit 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:696:13:HAL_I2C_MspInit 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:712:13:HAL_I2C_MspDeInit 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:1119:19:HAL_I2C_Master_Transmit 40 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:1260:19:HAL_I2C_Master_Receive 40 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:1378:19:HAL_I2C_Slave_Transmit 40 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:1565:19:HAL_I2C_Slave_Receive 40 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:1695:19:HAL_I2C_Master_Transmit_IT 40 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:1785:19:HAL_I2C_Master_Receive_IT 40 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:1854:19:HAL_I2C_Slave_Transmit_IT 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:1918:19:HAL_I2C_Slave_Receive_IT 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:1970:19:HAL_I2C_Master_Transmit_DMA 48 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:2133:19:HAL_I2C_Master_Receive_DMA 40 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:2278:19:HAL_I2C_Slave_Transmit_DMA 32 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:2414:19:HAL_I2C_Slave_Receive_DMA 32 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:2523:19:HAL_I2C_Mem_Write 40 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:2660:19:HAL_I2C_Mem_Read 40 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:2797:19:HAL_I2C_Mem_Write_IT 32 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:2885:19:HAL_I2C_Mem_Read_IT 32 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:2972:19:HAL_I2C_Mem_Write_DMA 40 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:3118:19:HAL_I2C_Mem_Read_DMA 40 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:3263:19:HAL_I2C_IsDeviceReady 48 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:3418:19:HAL_I2C_Master_Seq_Transmit_IT 48 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:3532:19:HAL_I2C_Master_Seq_Transmit_DMA 48 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:3729:19:HAL_I2C_Master_Seq_Receive_IT 40 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:3816:19:HAL_I2C_Master_Seq_Receive_DMA 48 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:3982:19:HAL_I2C_Slave_Seq_Transmit_IT 32 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:4082:19:HAL_I2C_Slave_Seq_Transmit_DMA 32 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:4266:19:HAL_I2C_Slave_Seq_Receive_IT 32 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:4366:19:HAL_I2C_Slave_Seq_Receive_DMA 32 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:4546:19:HAL_I2C_EnableListen_IT 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:4570:19:HAL_I2C_DisableListen_IT 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:4603:19:HAL_I2C_Master_Abort_IT 32 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:4667:6:HAL_I2C_EV_IRQHandler 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:4686:6:HAL_I2C_ER_IRQHandler 32 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:4738:13:HAL_I2C_MasterTxCpltCallback 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:4754:13:HAL_I2C_MasterRxCpltCallback 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:4769:13:HAL_I2C_SlaveTxCpltCallback 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:4785:13:HAL_I2C_SlaveRxCpltCallback 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:4803:13:HAL_I2C_AddrCallback 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:4821:13:HAL_I2C_ListenCpltCallback 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:4837:13:HAL_I2C_MemTxCpltCallback 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:4853:13:HAL_I2C_MemRxCpltCallback 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:4869:13:HAL_I2C_ErrorCallback 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:4885:13:HAL_I2C_AbortCpltCallback 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:4920:22:HAL_I2C_GetState 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:4932:21:HAL_I2C_GetMode 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:4943:10:HAL_I2C_GetError 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:4968:26:I2C_Master_ISR_IT 40 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:5127:26:I2C_Mem_ISR_IT 40 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:5286:26:I2C_Slave_ISR_IT 32 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:5426:26:I2C_Master_ISR_DMA 40 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:5574:26:I2C_Mem_ISR_DMA 40 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:5738:26:I2C_Slave_ISR_DMA 40 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:5882:26:I2C_RequestMemoryWrite 32 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:5937:26:I2C_RequestMemoryRead 32 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:5986:13:I2C_ITAddrCplt 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:6081:13:I2C_ITMasterSeqCplt 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:6134:13:I2C_ITSlaveSeqCplt 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:6208:13:I2C_ITMasterCplt 32 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:6351:13:I2C_ITSlaveCplt 32 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:6567:13:I2C_ITListenCplt 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:6618:13:I2C_ITError 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:6749:13:I2C_TreatErrorCallback 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:6787:13:I2C_Flush_TXDR 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:6808:13:I2C_DMAMasterTransmitCplt 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:6859:13:I2C_DMASlaveTransmitCplt 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:6888:13:I2C_DMAMasterReceiveCplt 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:6947:13:I2C_DMASlaveReceiveCplt 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:6976:13:I2C_DMAError 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:7016:13:I2C_DMAAbort 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:7046:26:I2C_WaitOnFlagUntilTimeout 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:7086:26:I2C_WaitOnTXISFlagUntilTimeout 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:7127:26:I2C_WaitOnSTOPFlagUntilTimeout 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:7165:26:I2C_WaitOnRXNEFlagUntilTimeout 32 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:7242:26:I2C_IsErrorOccurred 48 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:7383:13:I2C_TransferConfig 32 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:7412:13:I2C_Enable_IRQ 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:7503:13:I2C_Disable_IRQ 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c:7566:13:I2C_ConvertOtherXferOptions 16 static

4
Versuch1/Debug/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c_ex.cyclo Normal file
View File

@ -0,0 +1,4 @@
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c_ex.c:91:19:HAL_I2CEx_ConfigAnalogFilter 3
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c_ex.c:135:19:HAL_I2CEx_ConfigDigitalFilter 3
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c_ex.c:215:6:HAL_I2CEx_EnableFastModePlus 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c_ex.c:244:6:HAL_I2CEx_DisableFastModePlus 1

4
Versuch1/Debug/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c_ex.su Normal file
View File

@ -0,0 +1,4 @@
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c_ex.c:91:19:HAL_I2CEx_ConfigAnalogFilter 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c_ex.c:135:19:HAL_I2CEx_ConfigDigitalFilter 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c_ex.c:215:6:HAL_I2CEx_EnableFastModePlus 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c_ex.c:244:6:HAL_I2CEx_DisableFastModePlus 24 static

17
Versuch1/Debug/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_pwr.cyclo Normal file
View File

@ -0,0 +1,17 @@
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_pwr.c:99:6:HAL_PWR_DeInit 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_pwr.c:112:6:HAL_PWR_EnableBkUpAccess 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_pwr.c:125:6:HAL_PWR_DisableBkUpAccess 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_pwr.c:259:6:HAL_PWR_ConfigPVD 5
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_pwr.c:302:6:HAL_PWR_EnablePVD 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_pwr.c:312:6:HAL_PWR_DisablePVD 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_pwr.c:335:6:HAL_PWR_EnableWakeUpPin 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_pwr.c:359:6:HAL_PWR_DisableWakeUpPin 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_pwr.c:386:6:HAL_PWR_EnterSLEEPMode 2
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_pwr.c:436:6:HAL_PWR_EnterSTOPMode 2
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_pwr.c:489:6:HAL_PWR_EnterSTANDBYMode 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_pwr.c:510:6:HAL_PWR_PVD_IRQHandler 2
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_pwr.c:527:13:HAL_PWR_PVDCallback 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_pwr.c:542:6:HAL_PWR_EnableSleepOnExit 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_pwr.c:554:6:HAL_PWR_DisableSleepOnExit 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_pwr.c:566:6:HAL_PWR_EnableSEVOnPend 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_pwr.c:578:6:HAL_PWR_DisableSEVOnPend 1

17
Versuch1/Debug/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_pwr.su Normal file
View File

@ -0,0 +1,17 @@
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_pwr.c:99:6:HAL_PWR_DeInit 4 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_pwr.c:112:6:HAL_PWR_EnableBkUpAccess 4 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_pwr.c:125:6:HAL_PWR_DisableBkUpAccess 4 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_pwr.c:259:6:HAL_PWR_ConfigPVD 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_pwr.c:302:6:HAL_PWR_EnablePVD 4 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_pwr.c:312:6:HAL_PWR_DisablePVD 4 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_pwr.c:335:6:HAL_PWR_EnableWakeUpPin 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_pwr.c:359:6:HAL_PWR_DisableWakeUpPin 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_pwr.c:386:6:HAL_PWR_EnterSLEEPMode 16 static,ignoring_inline_asm
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_pwr.c:436:6:HAL_PWR_EnterSTOPMode 24 static,ignoring_inline_asm
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_pwr.c:489:6:HAL_PWR_EnterSTANDBYMode 4 static,ignoring_inline_asm
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_pwr.c:510:6:HAL_PWR_PVD_IRQHandler 8 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_pwr.c:527:13:HAL_PWR_PVDCallback 4 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_pwr.c:542:6:HAL_PWR_EnableSleepOnExit 4 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_pwr.c:554:6:HAL_PWR_DisableSleepOnExit 4 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_pwr.c:566:6:HAL_PWR_EnableSEVOnPend 4 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_pwr.c:578:6:HAL_PWR_DisableSEVOnPend 4 static

13
Versuch1/Debug/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_pwr_ex.cyclo Normal file
View File

@ -0,0 +1,13 @@
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_pwr_ex.c:134:19:HAL_PWREx_EnableBkUpReg 3
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_pwr_ex.c:163:19:HAL_PWREx_DisableBkUpReg 3
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_pwr_ex.c:192:6:HAL_PWREx_EnableFlashPowerDown 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_pwr_ex.c:202:6:HAL_PWREx_DisableFlashPowerDown 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_pwr_ex.c:212:6:HAL_PWREx_EnableMainRegulatorLowVoltage 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_pwr_ex.c:222:6:HAL_PWREx_DisableMainRegulatorLowVoltage 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_pwr_ex.c:232:6:HAL_PWREx_EnableLowRegulatorLowVoltage 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_pwr_ex.c:242:6:HAL_PWREx_DisableLowRegulatorLowVoltage 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_pwr_ex.c:258:19:HAL_PWREx_EnableOverDrive 5
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_pwr_ex.c:304:19:HAL_PWREx_DisableOverDrive 5
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_pwr_ex.c:378:19:HAL_PWREx_EnterUnderDriveSTOPMode 4
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_pwr_ex.c:444:10:HAL_PWREx_GetVoltageRange 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_pwr_ex.c:476:19:HAL_PWREx_ControlVoltageScaling 8

13
Versuch1/Debug/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_pwr_ex.su Normal file
View File

@ -0,0 +1,13 @@
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_pwr_ex.c:134:19:HAL_PWREx_EnableBkUpReg 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_pwr_ex.c:163:19:HAL_PWREx_DisableBkUpReg 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_pwr_ex.c:192:6:HAL_PWREx_EnableFlashPowerDown 4 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_pwr_ex.c:202:6:HAL_PWREx_DisableFlashPowerDown 4 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_pwr_ex.c:212:6:HAL_PWREx_EnableMainRegulatorLowVoltage 4 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_pwr_ex.c:222:6:HAL_PWREx_DisableMainRegulatorLowVoltage 4 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_pwr_ex.c:232:6:HAL_PWREx_EnableLowRegulatorLowVoltage 4 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_pwr_ex.c:242:6:HAL_PWREx_DisableLowRegulatorLowVoltage 4 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_pwr_ex.c:258:19:HAL_PWREx_EnableOverDrive 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_pwr_ex.c:304:19:HAL_PWREx_DisableOverDrive 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_pwr_ex.c:378:19:HAL_PWREx_EnterUnderDriveSTOPMode 32 static,ignoring_inline_asm
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_pwr_ex.c:444:10:HAL_PWREx_GetVoltageRange 4 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_pwr_ex.c:476:19:HAL_PWREx_ControlVoltageScaling 32 static

14
Versuch1/Debug/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.cyclo Normal file
View File

@ -0,0 +1,14 @@
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c:196:19:HAL_RCC_DeInit 14
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c:342:19:HAL_RCC_OscConfig 62
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c:722:19:HAL_RCC_ClockConfig 19
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c:903:6:HAL_RCC_MCOConfig 2
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c:957:6:HAL_RCC_EnableCSS 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c:966:6:HAL_RCC_DisableCSS 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c:1001:10:HAL_RCC_GetSysClockFreq 6
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c:1055:10:HAL_RCC_GetHCLKFreq 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c:1066:10:HAL_RCC_GetPCLK1Freq 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c:1078:10:HAL_RCC_GetPCLK2Freq 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c:1091:6:HAL_RCC_GetOscConfig 8
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c:1173:6:HAL_RCC_GetClockConfig 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c:1199:6:HAL_RCC_NMI_IRQHandler 2
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c:1216:13:HAL_RCC_CSSCallback 1

14
Versuch1/Debug/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.su Normal file
View File

@ -0,0 +1,14 @@
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c:196:19:HAL_RCC_DeInit 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c:342:19:HAL_RCC_OscConfig 32 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c:722:19:HAL_RCC_ClockConfig 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c:903:6:HAL_RCC_MCOConfig 56 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c:957:6:HAL_RCC_EnableCSS 4 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c:966:6:HAL_RCC_DisableCSS 4 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c:1001:10:HAL_RCC_GetSysClockFreq 96 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c:1055:10:HAL_RCC_GetHCLKFreq 4 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c:1066:10:HAL_RCC_GetPCLK1Freq 8 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c:1078:10:HAL_RCC_GetPCLK2Freq 8 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c:1091:6:HAL_RCC_GetOscConfig 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c:1173:6:HAL_RCC_GetClockConfig 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c:1199:6:HAL_RCC_NMI_IRQHandler 8 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c:1216:13:HAL_RCC_CSSCallback 4 static

7
Versuch1/Debug/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.cyclo Normal file
View File

@ -0,0 +1,7 @@
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c:813:19:HAL_RCCEx_PeriphCLKConfig 59
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c:1274:6:HAL_RCCEx_GetPeriphCLKConfig 2
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c:1383:10:HAL_RCCEx_GetPeriphCLKFreq 15
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c:1586:19:HAL_RCCEx_EnablePLLI2S 5
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c:1647:19:HAL_RCCEx_DisablePLLI2S 3
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c:1674:19:HAL_RCCEx_EnablePLLSAI 5
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c:1736:19:HAL_RCCEx_DisablePLLSAI 3

7
Versuch1/Debug/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.su Normal file
View File

@ -0,0 +1,7 @@
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c:813:19:HAL_RCCEx_PeriphCLKConfig 40 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c:1274:6:HAL_RCCEx_GetPeriphCLKConfig 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c:1383:10:HAL_RCCEx_GetPeriphCLKFreq 32 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c:1586:19:HAL_RCCEx_EnablePLLI2S 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c:1647:19:HAL_RCCEx_DisablePLLI2S 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c:1674:19:HAL_RCCEx_EnablePLLSAI 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c:1736:19:HAL_RCCEx_DisablePLLSAI 16 static

121
Versuch1/Debug/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.cyclo Normal file
View File

@ -0,0 +1,121 @@
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:269:19:HAL_TIM_Base_Init 3
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:329:19:HAL_TIM_Base_DeInit 3
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:372:13:HAL_TIM_Base_MspInit 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:387:13:HAL_TIM_Base_MspDeInit 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:403:19:HAL_TIM_Base_Start 12
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:442:19:HAL_TIM_Base_Stop 3
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:462:19:HAL_TIM_Base_Start_IT 12
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:504:19:HAL_TIM_Base_Stop_IT 3
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:529:19:HAL_TIM_Base_Start_DMA 16
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:598:19:HAL_TIM_Base_Stop_DMA 3
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:653:19:HAL_TIM_OC_Init 3
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:713:19:HAL_TIM_OC_DeInit 3
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:756:13:HAL_TIM_OC_MspInit 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:771:13:HAL_TIM_OC_MspDeInit 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:794:19:HAL_TIM_OC_Start 25
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:850:19:HAL_TIM_OC_Stop 13
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:885:19:HAL_TIM_OC_Start_IT 30
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:978:19:HAL_TIM_OC_Stop_IT 18
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:1055:19:HAL_TIM_OC_Start_DMA 42
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:1219:19:HAL_TIM_OC_Stop_DMA 18
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:1322:19:HAL_TIM_PWM_Init 3
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:1382:19:HAL_TIM_PWM_DeInit 3
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:1425:13:HAL_TIM_PWM_MspInit 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:1440:13:HAL_TIM_PWM_MspDeInit 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:1463:19:HAL_TIM_PWM_Start 25
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:1519:19:HAL_TIM_PWM_Stop 13
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:1554:19:HAL_TIM_PWM_Start_IT 30
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:1647:19:HAL_TIM_PWM_Stop_IT 18
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:1724:19:HAL_TIM_PWM_Start_DMA 42
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:1887:19:HAL_TIM_PWM_Stop_DMA 18
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:1990:19:HAL_TIM_IC_Init 3
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:2050:19:HAL_TIM_IC_DeInit 3
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:2093:13:HAL_TIM_IC_MspInit 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:2108:13:HAL_TIM_IC_MspDeInit 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:2129:19:HAL_TIM_IC_Start 29
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:2181:19:HAL_TIM_IC_Stop 11
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:2211:19:HAL_TIM_IC_Start_IT 34
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:2303:19:HAL_TIM_IC_Stop_IT 16
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:2375:19:HAL_TIM_IC_Start_DMA 41
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:2534:19:HAL_TIM_IC_Stop_DMA 16
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:2639:19:HAL_TIM_OnePulse_Init 3
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:2708:19:HAL_TIM_OnePulse_DeInit 3
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:2753:13:HAL_TIM_OnePulse_MspInit 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:2768:13:HAL_TIM_OnePulse_MspDeInit 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:2788:19:HAL_TIM_OnePulse_Start 8
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:2845:19:HAL_TIM_OnePulse_Stop 8
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:2888:19:HAL_TIM_OnePulse_Start_IT 8
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:2951:19:HAL_TIM_OnePulse_Stop_IT 8
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:3030:19:HAL_TIM_Encoder_Init 3
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:3145:19:HAL_TIM_Encoder_DeInit 3
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:3190:13:HAL_TIM_Encoder_MspInit 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:3205:13:HAL_TIM_Encoder_MspDeInit 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:3225:19:HAL_TIM_Encoder_Start 13
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:3319:19:HAL_TIM_Encoder_Stop 15
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:3379:19:HAL_TIM_Encoder_Start_IT 13
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:3479:19:HAL_TIM_Encoder_Stop_IT 15
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:3544:19:HAL_TIM_Encoder_Start_DMA 32
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:3757:19:HAL_TIM_Encoder_Stop_DMA 15
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:3834:6:HAL_TIM_IRQHandler 24
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:4068:19:HAL_TIM_OC_ConfigChannel 8
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:4167:19:HAL_TIM_IC_ConfigChannel 6
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:4268:19:HAL_TIM_PWM_ConfigChannel 8
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:4416:19:HAL_TIM_OnePulse_ConfigChannel 8
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:4571:19:HAL_TIM_DMABurst_WriteStart 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:4631:19:HAL_TIM_DMABurst_MultiWriteStart 25
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:4815:19:HAL_TIM_DMABurst_WriteStop 14
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:4923:19:HAL_TIM_DMABurst_ReadStart 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:4981:19:HAL_TIM_DMABurst_MultiReadStart 25
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:5165:19:HAL_TIM_DMABurst_ReadStop 14
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:5249:19:HAL_TIM_GenerateEvent 2
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:5288:19:HAL_TIM_ConfigOCrefClear 18
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:5446:19:HAL_TIM_ConfigClockSource 20
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:5600:19:HAL_TIM_ConfigTI1Input 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:5632:19:HAL_TIM_SlaveConfigSynchro 3
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:5672:19:HAL_TIM_SlaveConfigSynchro_IT 3
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:5715:10:HAL_TIM_ReadCapturedValue 5
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:5799:13:HAL_TIM_PeriodElapsedCallback 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:5814:13:HAL_TIM_PeriodElapsedHalfCpltCallback 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:5829:13:HAL_TIM_OC_DelayElapsedCallback 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:5844:13:HAL_TIM_IC_CaptureCallback 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:5859:13:HAL_TIM_IC_CaptureHalfCpltCallback 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:5874:13:HAL_TIM_PWM_PulseFinishedCallback 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:5889:13:HAL_TIM_PWM_PulseFinishedHalfCpltCallback 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:5904:13:HAL_TIM_TriggerCallback 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:5919:13:HAL_TIM_TriggerHalfCpltCallback 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:5934:13:HAL_TIM_ErrorCallback 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:6492:22:HAL_TIM_Base_GetState 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:6502:22:HAL_TIM_OC_GetState 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:6512:22:HAL_TIM_PWM_GetState 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:6522:22:HAL_TIM_IC_GetState 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:6532:22:HAL_TIM_OnePulse_GetState 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:6542:22:HAL_TIM_Encoder_GetState 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:6552:23:HAL_TIM_GetActiveChannel 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:6570:29:HAL_TIM_GetChannelState 6
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:6587:30:HAL_TIM_DMABurstState 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:6612:6:TIM_DMAError 5
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:6655:13:TIM_DMADelayPulseCplt 9
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:6714:6:TIM_DMADelayPulseHalfCplt 5
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:6753:6:TIM_DMACaptureCplt 9
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:6816:6:TIM_DMACaptureHalfCplt 5
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:6855:13:TIM_DMAPeriodElapsedCplt 2
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:6876:13:TIM_DMAPeriodElapsedHalfCplt 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:6892:13:TIM_DMATriggerCplt 2
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:6913:13:TIM_DMATriggerHalfCplt 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:6930:6:TIM_Base_SetConfig 21
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:6982:13:TIM_OC1_SetConfig 5
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:7058:6:TIM_OC2_SetConfig 5
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:7134:13:TIM_OC3_SetConfig 5
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:7209:13:TIM_OC4_SetConfig 3
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:7270:13:TIM_OC5_SetConfig 3
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:7324:13:TIM_OC6_SetConfig 3
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:7379:26:TIM_SlaveTimer_SetConfig 16
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:7513:6:TIM_TI1_SetConfig 10
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:7560:13:TIM_TI1_ConfigInputStage 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:7603:13:TIM_TI2_SetConfig 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:7643:13:TIM_TI2_ConfigInputStage 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:7686:13:TIM_TI3_SetConfig 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:7734:13:TIM_TI4_SetConfig 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:7777:13:TIM_ITRx_SetConfig 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:7807:6:TIM_ETR_SetConfig 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:7839:6:TIM_CCxChannelCmd 1

121
Versuch1/Debug/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.su Normal file
View File

@ -0,0 +1,121 @@
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:269:19:HAL_TIM_Base_Init 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:329:19:HAL_TIM_Base_DeInit 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:372:13:HAL_TIM_Base_MspInit 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:387:13:HAL_TIM_Base_MspDeInit 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:403:19:HAL_TIM_Base_Start 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:442:19:HAL_TIM_Base_Stop 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:462:19:HAL_TIM_Base_Start_IT 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:504:19:HAL_TIM_Base_Stop_IT 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:529:19:HAL_TIM_Base_Start_DMA 32 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:598:19:HAL_TIM_Base_Stop_DMA 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:653:19:HAL_TIM_OC_Init 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:713:19:HAL_TIM_OC_DeInit 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:756:13:HAL_TIM_OC_MspInit 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:771:13:HAL_TIM_OC_MspDeInit 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:794:19:HAL_TIM_OC_Start 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:850:19:HAL_TIM_OC_Stop 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:885:19:HAL_TIM_OC_Start_IT 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:978:19:HAL_TIM_OC_Stop_IT 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:1055:19:HAL_TIM_OC_Start_DMA 32 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:1219:19:HAL_TIM_OC_Stop_DMA 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:1322:19:HAL_TIM_PWM_Init 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:1382:19:HAL_TIM_PWM_DeInit 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:1425:13:HAL_TIM_PWM_MspInit 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:1440:13:HAL_TIM_PWM_MspDeInit 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:1463:19:HAL_TIM_PWM_Start 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:1519:19:HAL_TIM_PWM_Stop 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:1554:19:HAL_TIM_PWM_Start_IT 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:1647:19:HAL_TIM_PWM_Stop_IT 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:1724:19:HAL_TIM_PWM_Start_DMA 32 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:1887:19:HAL_TIM_PWM_Stop_DMA 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:1990:19:HAL_TIM_IC_Init 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:2050:19:HAL_TIM_IC_DeInit 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:2093:13:HAL_TIM_IC_MspInit 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:2108:13:HAL_TIM_IC_MspDeInit 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:2129:19:HAL_TIM_IC_Start 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:2181:19:HAL_TIM_IC_Stop 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:2211:19:HAL_TIM_IC_Start_IT 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:2303:19:HAL_TIM_IC_Stop_IT 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:2375:19:HAL_TIM_IC_Start_DMA 32 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:2534:19:HAL_TIM_IC_Stop_DMA 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:2639:19:HAL_TIM_OnePulse_Init 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:2708:19:HAL_TIM_OnePulse_DeInit 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:2753:13:HAL_TIM_OnePulse_MspInit 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:2768:13:HAL_TIM_OnePulse_MspDeInit 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:2788:19:HAL_TIM_OnePulse_Start 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:2845:19:HAL_TIM_OnePulse_Stop 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:2888:19:HAL_TIM_OnePulse_Start_IT 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:2951:19:HAL_TIM_OnePulse_Stop_IT 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:3030:19:HAL_TIM_Encoder_Init 32 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:3145:19:HAL_TIM_Encoder_DeInit 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:3190:13:HAL_TIM_Encoder_MspInit 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:3205:13:HAL_TIM_Encoder_MspDeInit 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:3225:19:HAL_TIM_Encoder_Start 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:3319:19:HAL_TIM_Encoder_Stop 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:3379:19:HAL_TIM_Encoder_Start_IT 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:3479:19:HAL_TIM_Encoder_Stop_IT 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:3544:19:HAL_TIM_Encoder_Start_DMA 32 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:3757:19:HAL_TIM_Encoder_Stop_DMA 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:3834:6:HAL_TIM_IRQHandler 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:4068:19:HAL_TIM_OC_ConfigChannel 32 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:4167:19:HAL_TIM_IC_ConfigChannel 32 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:4268:19:HAL_TIM_PWM_ConfigChannel 32 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:4416:19:HAL_TIM_OnePulse_ConfigChannel 56 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:4571:19:HAL_TIM_DMABurst_WriteStart 40 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:4631:19:HAL_TIM_DMABurst_MultiWriteStart 32 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:4815:19:HAL_TIM_DMABurst_WriteStop 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:4923:19:HAL_TIM_DMABurst_ReadStart 40 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:4981:19:HAL_TIM_DMABurst_MultiReadStart 32 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:5165:19:HAL_TIM_DMABurst_ReadStop 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:5249:19:HAL_TIM_GenerateEvent 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:5288:19:HAL_TIM_ConfigOCrefClear 32 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:5446:19:HAL_TIM_ConfigClockSource 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:5600:19:HAL_TIM_ConfigTI1Input 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:5632:19:HAL_TIM_SlaveConfigSynchro 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:5672:19:HAL_TIM_SlaveConfigSynchro_IT 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:5715:10:HAL_TIM_ReadCapturedValue 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:5799:13:HAL_TIM_PeriodElapsedCallback 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:5814:13:HAL_TIM_PeriodElapsedHalfCpltCallback 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:5829:13:HAL_TIM_OC_DelayElapsedCallback 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:5844:13:HAL_TIM_IC_CaptureCallback 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:5859:13:HAL_TIM_IC_CaptureHalfCpltCallback 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:5874:13:HAL_TIM_PWM_PulseFinishedCallback 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:5889:13:HAL_TIM_PWM_PulseFinishedHalfCpltCallback 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:5904:13:HAL_TIM_TriggerCallback 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:5919:13:HAL_TIM_TriggerHalfCpltCallback 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:5934:13:HAL_TIM_ErrorCallback 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:6492:22:HAL_TIM_Base_GetState 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:6502:22:HAL_TIM_OC_GetState 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:6512:22:HAL_TIM_PWM_GetState 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:6522:22:HAL_TIM_IC_GetState 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:6532:22:HAL_TIM_OnePulse_GetState 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:6542:22:HAL_TIM_Encoder_GetState 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:6552:23:HAL_TIM_GetActiveChannel 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:6570:29:HAL_TIM_GetChannelState 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:6587:30:HAL_TIM_DMABurstState 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:6612:6:TIM_DMAError 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:6655:13:TIM_DMADelayPulseCplt 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:6714:6:TIM_DMADelayPulseHalfCplt 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:6753:6:TIM_DMACaptureCplt 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:6816:6:TIM_DMACaptureHalfCplt 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:6855:13:TIM_DMAPeriodElapsedCplt 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:6876:13:TIM_DMAPeriodElapsedHalfCplt 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:6892:13:TIM_DMATriggerCplt 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:6913:13:TIM_DMATriggerHalfCplt 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:6930:6:TIM_Base_SetConfig 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:6982:13:TIM_OC1_SetConfig 32 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:7058:6:TIM_OC2_SetConfig 32 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:7134:13:TIM_OC3_SetConfig 32 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:7209:13:TIM_OC4_SetConfig 32 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:7270:13:TIM_OC5_SetConfig 32 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:7324:13:TIM_OC6_SetConfig 32 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:7379:26:TIM_SlaveTimer_SetConfig 32 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:7513:6:TIM_TI1_SetConfig 32 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:7560:13:TIM_TI1_ConfigInputStage 32 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:7603:13:TIM_TI2_SetConfig 32 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:7643:13:TIM_TI2_ConfigInputStage 32 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:7686:13:TIM_TI3_SetConfig 32 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:7734:13:TIM_TI4_SetConfig 32 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:7777:13:TIM_ITRx_SetConfig 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:7807:6:TIM_ETR_SetConfig 32 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c:7839:6:TIM_CCxChannelCmd 32 static

44
Versuch1/Debug/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.cyclo Normal file
View File

@ -0,0 +1,44 @@
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:139:19:HAL_TIMEx_HallSensor_Init 3
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:241:19:HAL_TIMEx_HallSensor_DeInit 3
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:286:13:HAL_TIMEx_HallSensor_MspInit 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:301:13:HAL_TIMEx_HallSensor_MspDeInit 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:316:19:HAL_TIMEx_HallSensor_Start 15
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:370:19:HAL_TIMEx_HallSensor_Stop 3
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:398:19:HAL_TIMEx_HallSensor_Start_IT 15
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:455:19:HAL_TIMEx_HallSensor_Stop_IT 3
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:488:19:HAL_TIMEx_HallSensor_Start_DMA 18
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:564:19:HAL_TIMEx_HallSensor_Stop_DMA 3
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:626:19:HAL_TIMEx_OCN_Start 18
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:677:19:HAL_TIMEx_OCN_Stop 8
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:709:19:HAL_TIMEx_OCN_Start_IT 23
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:796:19:HAL_TIMEx_OCN_Stop_IT 14
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:871:19:HAL_TIMEx_OCN_Start_DMA 32
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:1009:19:HAL_TIMEx_OCN_Stop_DMA 13
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:1099:19:HAL_TIMEx_PWMN_Start 18
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:1149:19:HAL_TIMEx_PWMN_Stop 8
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:1181:19:HAL_TIMEx_PWMN_Start_IT 23
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:1267:19:HAL_TIMEx_PWMN_Stop_IT 14
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:1342:19:HAL_TIMEx_PWMN_Start_DMA 32
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:1480:19:HAL_TIMEx_PWMN_Stop_DMA 13
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:1571:19:HAL_TIMEx_OnePulseN_Start 6
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:1620:19:HAL_TIMEx_OnePulseN_Stop 6
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:1659:19:HAL_TIMEx_OnePulseN_Start_IT 6
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:1714:19:HAL_TIMEx_OnePulseN_Stop_IT 6
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:1794:19:HAL_TIMEx_ConfigCommutEvent 6
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:1850:19:HAL_TIMEx_ConfigCommutEvent_IT 6
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:1907:19:HAL_TIMEx_ConfigCommutEvent_DMA 6
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:1956:19:HAL_TIMEx_MasterConfigSynchronization 12
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:2029:19:HAL_TIMEx_ConfigBreakDeadTime 4
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:2231:19:HAL_TIMEx_RemapConfig 2
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:2260:19:HAL_TIMEx_GroupChannel5 2
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:2310:13:HAL_TIMEx_CommutCallback 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:2324:13:HAL_TIMEx_CommutHalfCpltCallback 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:2339:13:HAL_TIMEx_BreakCallback 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:2354:13:HAL_TIMEx_Break2Callback 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:2387:22:HAL_TIMEx_HallSensor_GetState 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:2402:29:HAL_TIMEx_GetChannelNState 4
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:2431:6:TIMEx_DMACommutationCplt 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:2450:6:TIMEx_DMACommutationHalfCplt 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:2470:13:TIM_DMADelayPulseNCplt 7
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:2520:13:TIM_DMAErrorCCxN 4
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:2565:13:TIM_CCxNChannelCmd 1

44
Versuch1/Debug/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.su Normal file
View File

@ -0,0 +1,44 @@
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:139:19:HAL_TIMEx_HallSensor_Init 48 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:241:19:HAL_TIMEx_HallSensor_DeInit 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:286:13:HAL_TIMEx_HallSensor_MspInit 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:301:13:HAL_TIMEx_HallSensor_MspDeInit 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:316:19:HAL_TIMEx_HallSensor_Start 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:370:19:HAL_TIMEx_HallSensor_Stop 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:398:19:HAL_TIMEx_HallSensor_Start_IT 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:455:19:HAL_TIMEx_HallSensor_Stop_IT 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:488:19:HAL_TIMEx_HallSensor_Start_DMA 32 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:564:19:HAL_TIMEx_HallSensor_Stop_DMA 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:626:19:HAL_TIMEx_OCN_Start 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:677:19:HAL_TIMEx_OCN_Stop 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:709:19:HAL_TIMEx_OCN_Start_IT 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:796:19:HAL_TIMEx_OCN_Stop_IT 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:871:19:HAL_TIMEx_OCN_Start_DMA 32 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:1009:19:HAL_TIMEx_OCN_Stop_DMA 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:1099:19:HAL_TIMEx_PWMN_Start 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:1149:19:HAL_TIMEx_PWMN_Stop 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:1181:19:HAL_TIMEx_PWMN_Start_IT 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:1267:19:HAL_TIMEx_PWMN_Stop_IT 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:1342:19:HAL_TIMEx_PWMN_Start_DMA 32 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:1480:19:HAL_TIMEx_PWMN_Stop_DMA 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:1571:19:HAL_TIMEx_OnePulseN_Start 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:1620:19:HAL_TIMEx_OnePulseN_Stop 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:1659:19:HAL_TIMEx_OnePulseN_Start_IT 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:1714:19:HAL_TIMEx_OnePulseN_Stop_IT 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:1794:19:HAL_TIMEx_ConfigCommutEvent 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:1850:19:HAL_TIMEx_ConfigCommutEvent_IT 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:1907:19:HAL_TIMEx_ConfigCommutEvent_DMA 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:1956:19:HAL_TIMEx_MasterConfigSynchronization 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:2029:19:HAL_TIMEx_ConfigBreakDeadTime 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:2231:19:HAL_TIMEx_RemapConfig 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:2260:19:HAL_TIMEx_GroupChannel5 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:2310:13:HAL_TIMEx_CommutCallback 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:2324:13:HAL_TIMEx_CommutHalfCpltCallback 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:2339:13:HAL_TIMEx_BreakCallback 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:2354:13:HAL_TIMEx_Break2Callback 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:2387:22:HAL_TIMEx_HallSensor_GetState 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:2402:29:HAL_TIMEx_GetChannelNState 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:2431:6:TIMEx_DMACommutationCplt 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:2450:6:TIMEx_DMACommutationHalfCplt 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:2470:13:TIM_DMADelayPulseNCplt 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:2520:13:TIM_DMAErrorCCxN 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c:2565:13:TIM_CCxNChannelCmd 32 static

66
Versuch1/Debug/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.cyclo Normal file
View File

@ -0,0 +1,66 @@
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:289:19:HAL_UART_Init 5
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:364:19:HAL_HalfDuplex_Init 5
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:439:19:HAL_LIN_Init 7
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:538:19:HAL_MultiProcessor_Init 6
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:614:19:HAL_UART_DeInit 2
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:661:13:HAL_UART_MspInit 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:676:13:HAL_UART_MspDeInit 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:1100:19:HAL_UART_Transmit 10
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:1186:19:HAL_UART_Receive 15
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:1270:19:HAL_UART_Transmit_IT 7
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:1319:19:HAL_UART_Receive_IT 6
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:1357:19:HAL_UART_Transmit_DMA 7
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:1427:19:HAL_UART_Receive_DMA 6
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:1460:19:HAL_UART_DMAPause 9
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:1490:19:HAL_UART_DMAResume 8
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:1521:19:HAL_UART_DMAStop 13
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:1596:19:HAL_UART_Abort 15
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:1693:19:HAL_UART_AbortTransmit 7
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:1746:19:HAL_UART_AbortReceive 10
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:1814:19:HAL_UART_Abort_IT 18
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:1961:19:HAL_UART_AbortTransmit_IT 6
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:2046:19:HAL_UART_AbortReceive_IT 9
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:2139:6:HAL_UART_IRQHandler 52
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:2467:13:HAL_UART_TxCpltCallback 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:2482:13:HAL_UART_TxHalfCpltCallback 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:2497:13:HAL_UART_RxCpltCallback 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:2512:13:HAL_UART_RxHalfCpltCallback 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:2527:13:HAL_UART_ErrorCallback 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:2542:13:HAL_UART_AbortCpltCallback 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:2557:13:HAL_UART_AbortTransmitCpltCallback 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:2572:13:HAL_UART_AbortReceiveCpltCallback 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:2589:13:HAL_UARTEx_RxEventCallback 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:2654:6:HAL_UART_ReceiverTimeout_Config 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:2666:19:HAL_UART_EnableReceiverTimeout 3
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:2697:19:HAL_UART_DisableReceiverTimeout 3
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:2728:19:HAL_MultiProcessor_EnableMuteMode 3
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:2748:19:HAL_MultiProcessor_DisableMuteMode 3
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:2768:6:HAL_MultiProcessor_EnterMuteMode 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:2778:19:HAL_HalfDuplex_EnableTransmitter 4
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:2801:19:HAL_HalfDuplex_EnableReceiver 4
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:2825:19:HAL_LIN_SendBreak 2
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:2870:23:HAL_UART_GetState 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:2886:10:HAL_UART_GetError 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:2934:19:UART_SetConfig 70
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:3078:6:UART_AdvFeatureConfig 10
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:3152:19:UART_CheckIdleState 4
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:3223:19:UART_WaitOnFlagUntilTimeout 10
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:3291:19:UART_Start_Receive_IT 13
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:3340:19:UART_Start_Receive_DMA 7
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:3397:13:UART_EndTxTransfer 2
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:3412:13:UART_EndRxTransfer 5
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:3438:13:UART_DMATransmitCplt 4
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:3472:13:UART_DMATxHalfCplt 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:3490:13:UART_DMAReceiveCplt 9
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:3563:13:UART_DMARxHalfCplt 3
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:3611:13:UART_DMAError 5
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:3651:13:UART_DMAAbortOnError 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:3673:13:UART_DMATxAbortCallback 3
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:3723:13:UART_DMARxAbortCallback 3
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:3775:13:UART_DMATxOnlyAbortCallback 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:3803:13:UART_DMARxOnlyAbortCallback 1
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:3836:13:UART_TxISR_8BIT 5
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:3865:13:UART_TxISR_16BIT 5
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:3897:13:UART_EndTransmit_IT 2
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:3922:13:UART_RxISR_8BIT 10
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:4010:13:UART_RxISR_16BIT 10

66
Versuch1/Debug/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.su Normal file
View File

@ -0,0 +1,66 @@
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:289:19:HAL_UART_Init 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:364:19:HAL_HalfDuplex_Init 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:439:19:HAL_LIN_Init 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:538:19:HAL_MultiProcessor_Init 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:614:19:HAL_UART_DeInit 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:661:13:HAL_UART_MspInit 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:676:13:HAL_UART_MspDeInit 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:1100:19:HAL_UART_Transmit 48 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:1186:19:HAL_UART_Receive 48 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:1270:19:HAL_UART_Transmit_IT 48 static,ignoring_inline_asm
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:1319:19:HAL_UART_Receive_IT 48 static,ignoring_inline_asm
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:1357:19:HAL_UART_Transmit_DMA 48 static,ignoring_inline_asm
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:1427:19:HAL_UART_Receive_DMA 48 static,ignoring_inline_asm
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:1460:19:HAL_UART_DMAPause 120 static,ignoring_inline_asm
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:1490:19:HAL_UART_DMAResume 112 static,ignoring_inline_asm
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:1521:19:HAL_UART_DMAStop 72 static,ignoring_inline_asm
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:1596:19:HAL_UART_Abort 136 static,ignoring_inline_asm
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:1693:19:HAL_UART_AbortTransmit 64 static,ignoring_inline_asm
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:1746:19:HAL_UART_AbortReceive 112 static,ignoring_inline_asm
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:1814:19:HAL_UART_Abort_IT 144 static,ignoring_inline_asm
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:1961:19:HAL_UART_AbortTransmit_IT 64 static,ignoring_inline_asm
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:2046:19:HAL_UART_AbortReceive_IT 112 static,ignoring_inline_asm
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:2139:6:HAL_UART_IRQHandler 240 static,ignoring_inline_asm
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:2467:13:HAL_UART_TxCpltCallback 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:2482:13:HAL_UART_TxHalfCpltCallback 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:2497:13:HAL_UART_RxCpltCallback 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:2512:13:HAL_UART_RxHalfCpltCallback 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:2527:13:HAL_UART_ErrorCallback 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:2542:13:HAL_UART_AbortCpltCallback 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:2557:13:HAL_UART_AbortTransmitCpltCallback 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:2572:13:HAL_UART_AbortReceiveCpltCallback 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:2589:13:HAL_UARTEx_RxEventCallback 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:2654:6:HAL_UART_ReceiverTimeout_Config 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:2666:19:HAL_UART_EnableReceiverTimeout 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:2697:19:HAL_UART_DisableReceiverTimeout 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:2728:19:HAL_MultiProcessor_EnableMuteMode 40 static,ignoring_inline_asm
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:2748:19:HAL_MultiProcessor_DisableMuteMode 40 static,ignoring_inline_asm
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:2768:6:HAL_MultiProcessor_EnterMuteMode 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:2778:19:HAL_HalfDuplex_EnableTransmitter 64 static,ignoring_inline_asm
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:2801:19:HAL_HalfDuplex_EnableReceiver 64 static,ignoring_inline_asm
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:2825:19:HAL_LIN_SendBreak 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:2870:23:HAL_UART_GetState 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:2886:10:HAL_UART_GetError 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:2934:19:UART_SetConfig 40 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:3078:6:UART_AdvFeatureConfig 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:3152:19:UART_CheckIdleState 56 static,ignoring_inline_asm
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:3223:19:UART_WaitOnFlagUntilTimeout 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:3291:19:UART_Start_Receive_IT 96 static,ignoring_inline_asm
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:3340:19:UART_Start_Receive_DMA 96 static,ignoring_inline_asm
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:3397:13:UART_EndTxTransfer 40 static,ignoring_inline_asm
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:3412:13:UART_EndRxTransfer 88 static,ignoring_inline_asm
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:3438:13:UART_DMATransmitCplt 72 static,ignoring_inline_asm
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:3472:13:UART_DMATxHalfCplt 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:3490:13:UART_DMAReceiveCplt 120 static,ignoring_inline_asm
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:3563:13:UART_DMARxHalfCplt 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:3611:13:UART_DMAError 32 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:3651:13:UART_DMAAbortOnError 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:3673:13:UART_DMATxAbortCallback 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:3723:13:UART_DMARxAbortCallback 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:3775:13:UART_DMATxOnlyAbortCallback 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:3803:13:UART_DMARxOnlyAbortCallback 24 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:3836:13:UART_TxISR_8BIT 64 static,ignoring_inline_asm
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:3865:13:UART_TxISR_16BIT 72 static,ignoring_inline_asm
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:3897:13:UART_EndTransmit_IT 40 static,ignoring_inline_asm
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:3922:13:UART_RxISR_8BIT 120 static,ignoring_inline_asm
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c:4010:13:UART_RxISR_16BIT 120 static,ignoring_inline_asm

6
Versuch1/Debug/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart_ex.cyclo Normal file
View File

@ -0,0 +1,6 @@
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart_ex.c:150:19:HAL_RS485Ex_Init 5
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart_ex.c:349:19:HAL_MultiProcessorEx_AddressLength_Set 2
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart_ex.c:496:19:HAL_UARTEx_ReceiveToIdle 20
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart_ex.c:619:19:HAL_UARTEx_ReceiveToIdle_IT 6
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart_ex.c:676:19:HAL_UARTEx_ReceiveToIdle_DMA 7
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart_ex.c:742:29:HAL_UARTEx_GetRxEventType 1

6
Versuch1/Debug/Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart_ex.su Normal file
View File

@ -0,0 +1,6 @@
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart_ex.c:150:19:HAL_RS485Ex_Init 32 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart_ex.c:349:19:HAL_MultiProcessorEx_AddressLength_Set 16 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart_ex.c:496:19:HAL_UARTEx_ReceiveToIdle 40 static
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart_ex.c:619:19:HAL_UARTEx_ReceiveToIdle_IT 56 static,ignoring_inline_asm
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart_ex.c:676:19:HAL_UARTEx_ReceiveToIdle_DMA 56 static,ignoring_inline_asm
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart_ex.c:742:29:HAL_UARTEx_GetRxEventType 16 static

78
Versuch1/Debug/Drivers/STM32F7xx_HAL_Driver/Src/subdir.mk Normal file
View File

@ -0,0 +1,78 @@
################################################################################
# Automatically-generated file. Do not edit!
# Toolchain: GNU Tools for STM32 (13.3.rel1)
################################################################################
# Add inputs and outputs from these tool invocations to the build variables
C_SRCS += \
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal.c \
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_cortex.c \
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_dma.c \
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_dma_ex.c \
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_exti.c \
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash.c \
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.c \
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_gpio.c \
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.c \
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c_ex.c \
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_pwr.c \
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_pwr_ex.c \
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c \
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c \
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.c \
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.c \
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.c \
../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart_ex.c
OBJS += \
./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal.o \
./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_cortex.o \
./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_dma.o \
./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_dma_ex.o \
./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_exti.o \
./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash.o \
./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.o \
./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_gpio.o \
./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.o \
./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c_ex.o \
./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_pwr.o \
./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_pwr_ex.o \
./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.o \
./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.o \
./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.o \
./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.o \
./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.o \
./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart_ex.o
C_DEPS += \
./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal.d \
./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_cortex.d \
./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_dma.d \
./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_dma_ex.d \
./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_exti.d \
./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash.d \
./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.d \
./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_gpio.d \
./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.d \
./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c_ex.d \
./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_pwr.d \
./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_pwr_ex.d \
./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.d \
./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.d \
./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.d \
./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.d \
./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.d \
./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart_ex.d
# Each subdirectory must supply rules for building sources it contributes
Drivers/STM32F7xx_HAL_Driver/Src/%.o Drivers/STM32F7xx_HAL_Driver/Src/%.su Drivers/STM32F7xx_HAL_Driver/Src/%.cyclo: ../Drivers/STM32F7xx_HAL_Driver/Src/%.c Drivers/STM32F7xx_HAL_Driver/Src/subdir.mk
arm-none-eabi-gcc "$<" -mcpu=cortex-m7 -std=gnu11 -g3 -DDEBUG -DUSE_HAL_DRIVER -DSTM32F723xx -c -I../Core/Inc -I../Drivers/STM32F7xx_HAL_Driver/Inc -I../Drivers/STM32F7xx_HAL_Driver/Inc/Legacy -I../Drivers/CMSIS/Device/ST/STM32F7xx/Include -I../Drivers/CMSIS/Include -O0 -ffunction-sections -fdata-sections -Wall -fstack-usage -fcyclomatic-complexity -MMD -MP -MF"$(@:%.o=%.d)" -MT"$@" --specs=nano.specs -mfpu=fpv5-sp-d16 -mfloat-abi=hard -mthumb -o "$@"
clean: clean-Drivers-2f-STM32F7xx_HAL_Driver-2f-Src
clean-Drivers-2f-STM32F7xx_HAL_Driver-2f-Src:
-$(RM) ./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal.cyclo ./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal.d ./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal.o ./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal.su ./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_cortex.cyclo ./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_cortex.d ./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_cortex.o ./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_cortex.su ./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_dma.cyclo ./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_dma.d ./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_dma.o ./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_dma.su ./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_dma_ex.cyclo ./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_dma_ex.d ./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_dma_ex.o ./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_dma_ex.su ./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_exti.cyclo ./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_exti.d ./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_exti.o ./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_exti.su ./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash.cyclo ./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash.d ./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash.o ./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash.su ./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.cyclo ./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.d ./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.o ./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.su ./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_gpio.cyclo ./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_gpio.d ./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_gpio.o ./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_gpio.su ./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.cyclo ./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.d ./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.o ./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.su ./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c_ex.cyclo ./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c_ex.d ./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c_ex.o ./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c_ex.su ./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_pwr.cyclo ./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_pwr.d ./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_pwr.o ./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_pwr.su ./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_pwr_ex.cyclo ./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_pwr_ex.d ./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_pwr_ex.o ./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_pwr_ex.su ./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.cyclo ./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.d ./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.o ./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.su ./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.cyclo ./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.d ./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.o ./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.su ./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.cyclo ./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.d ./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.o ./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.su ./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.cyclo ./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.d ./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.o ./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.su ./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.cyclo ./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.d ./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.o ./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.su ./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart_ex.cyclo ./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart_ex.d ./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart_ex.o ./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart_ex.su
.PHONY: clean-Drivers-2f-STM32F7xx_HAL_Driver-2f-Src

11209
Versuch1/Debug/Versuch1.list Normal file
View File

File diff suppressed because it is too large Load Diff

94
Versuch1/Debug/makefile Normal file
View File

@ -0,0 +1,94 @@
################################################################################
# Automatically-generated file. Do not edit!
# Toolchain: GNU Tools for STM32 (13.3.rel1)
################################################################################
-include ../makefile.init
RM := rm -rf
# All of the sources participating in the build are defined here
-include sources.mk
-include Drivers/STM32F7xx_HAL_Driver/Src/subdir.mk
-include Core/Startup/subdir.mk
-include Core/Src/subdir.mk
-include objects.mk
ifneq ($(MAKECMDGOALS),clean)
ifneq ($(strip $(S_DEPS)),)
-include $(S_DEPS)
endif
ifneq ($(strip $(S_UPPER_DEPS)),)
-include $(S_UPPER_DEPS)
endif
ifneq ($(strip $(C_DEPS)),)
-include $(C_DEPS)
endif
endif
-include ../makefile.defs
OPTIONAL_TOOL_DEPS := \
$(wildcard ../makefile.defs) \
$(wildcard ../makefile.init) \
$(wildcard ../makefile.targets) \
BUILD_ARTIFACT_NAME := Versuch1
BUILD_ARTIFACT_EXTENSION := elf
BUILD_ARTIFACT_PREFIX :=
BUILD_ARTIFACT := $(BUILD_ARTIFACT_PREFIX)$(BUILD_ARTIFACT_NAME)$(if $(BUILD_ARTIFACT_EXTENSION),.$(BUILD_ARTIFACT_EXTENSION),)
# Add inputs and outputs from these tool invocations to the build variables
EXECUTABLES += \
Versuch1.elf \
MAP_FILES += \
Versuch1.map \
SIZE_OUTPUT += \
default.size.stdout \
OBJDUMP_LIST += \
Versuch1.list \
# All Target
all: main-build
# Main-build Target
main-build: Versuch1.elf secondary-outputs
# Tool invocations
Versuch1.elf Versuch1.map: $(OBJS) $(USER_OBJS) /home/jonny/HAW-LA/s7/Mikrocontroller/Praktikum/STM32CubeIDE_workspace/Versuch1/STM32F723IEKX_FLASH.ld makefile objects.list $(OPTIONAL_TOOL_DEPS)
arm-none-eabi-gcc -o "Versuch1.elf" @"objects.list" $(USER_OBJS) $(LIBS) -mcpu=cortex-m7 -T"/home/jonny/HAW-LA/s7/Mikrocontroller/Praktikum/STM32CubeIDE_workspace/Versuch1/STM32F723IEKX_FLASH.ld" --specs=nosys.specs -Wl,-Map="Versuch1.map" -Wl,--gc-sections -static --specs=nano.specs -mfpu=fpv5-sp-d16 -mfloat-abi=hard -mthumb -Wl,--start-group -lc -lm -Wl,--end-group
@echo 'Finished building target: $@'
@echo ' '
default.size.stdout: $(EXECUTABLES) makefile objects.list $(OPTIONAL_TOOL_DEPS)
arm-none-eabi-size $(EXECUTABLES)
@echo 'Finished building: $@'
@echo ' '
Versuch1.list: $(EXECUTABLES) makefile objects.list $(OPTIONAL_TOOL_DEPS)
arm-none-eabi-objdump -h -S $(EXECUTABLES) > "Versuch1.list"
@echo 'Finished building: $@'
@echo ' '
# Other Targets
clean:
-$(RM) Versuch1.elf Versuch1.list Versuch1.map default.size.stdout
-@echo ' '
secondary-outputs: $(SIZE_OUTPUT) $(OBJDUMP_LIST)
fail-specified-linker-script-missing:
@echo 'Error: Cannot find the specified linker script. Check the linker settings in the build configuration.'
@exit 2
warn-no-linker-script-specified:
@echo 'Warning: No linker script specified. Check the linker settings in the build configuration.'
.PHONY: all clean dependents main-build fail-specified-linker-script-missing warn-no-linker-script-specified
-include ../makefile.targets

26
Versuch1/Debug/objects.list Normal file
View File

@ -0,0 +1,26 @@
"./Core/Src/main.o"
"./Core/Src/stm32f7xx_hal_msp.o"
"./Core/Src/stm32f7xx_hal_timebase_tim.o"
"./Core/Src/stm32f7xx_it.o"
"./Core/Src/syscalls.o"
"./Core/Src/sysmem.o"
"./Core/Src/system_stm32f7xx.o"
"./Core/Startup/startup_stm32f723iekx.o"
"./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal.o"
"./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_cortex.o"
"./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_dma.o"
"./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_dma_ex.o"
"./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_exti.o"
"./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash.o"
"./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_flash_ex.o"
"./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_gpio.o"
"./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c.o"
"./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_i2c_ex.o"
"./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_pwr.o"
"./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_pwr_ex.o"
"./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.o"
"./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.o"
"./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim.o"
"./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_tim_ex.o"
"./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart.o"
"./Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_uart_ex.o"

9
Versuch1/Debug/objects.mk Normal file
View File

@ -0,0 +1,9 @@
################################################################################
# Automatically-generated file. Do not edit!
# Toolchain: GNU Tools for STM32 (13.3.rel1)
################################################################################
USER_OBJS :=
LIBS :=

28
Versuch1/Debug/sources.mk Normal file
View File

@ -0,0 +1,28 @@
################################################################################
# Automatically-generated file. Do not edit!
# Toolchain: GNU Tools for STM32 (13.3.rel1)
################################################################################
ELF_SRCS :=
OBJ_SRCS :=
S_SRCS :=
C_SRCS :=
S_UPPER_SRCS :=
O_SRCS :=
CYCLO_FILES :=
SIZE_OUTPUT :=
OBJDUMP_LIST :=
SU_FILES :=
EXECUTABLES :=
OBJS :=
MAP_FILES :=
S_DEPS :=
S_UPPER_DEPS :=
C_DEPS :=
# Every subdirectory with source files must be described here
SUBDIRS := \
Core/Src \
Core/Startup \
Drivers/STM32F7xx_HAL_Driver/Src \

15563
Versuch1/Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f723xx.h Normal file
View File

File diff suppressed because it is too large Load Diff

273
Versuch1/Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h Normal file
View File

@ -0,0 +1,273 @@
/**
******************************************************************************
* @file stm32f7xx.h
* @author MCD Application Team
* @brief CMSIS STM32F7xx Device Peripheral Access Layer Header File.
*
* The file is the unique include file that the application programmer
* is using in the C source code, usually in main.c. This file contains:
* - Configuration section that allows to select:
* - The STM32F7xx device used in the target application
* - To use or not the peripheral's drivers in application code(i.e.
* code will be based on direct access to peripheral's registers
* rather than drivers API), this option is controlled by
* "#define USE_HAL_DRIVER"
*
******************************************************************************
* @attention
*
* Copyright (c) 2016 STMicroelectronics.
* All rights reserved.
*
* This software is licensed under terms that can be found in the LICENSE file
* in the root directory of this software component.
* If no LICENSE file comes with this software, it is provided AS-IS.
*
******************************************************************************
*/
/** @addtogroup CMSIS
* @{
*/
/** @addtogroup stm32f7xx
* @{
*/
#ifndef __STM32F7xx_H
#define __STM32F7xx_H
#ifdef __cplusplus
extern "C" {
#endif /* __cplusplus */
/** @addtogroup Library_configuration_section
* @{
*/
/**
* @brief STM32 Family
*/
#if !defined (STM32F7)
#define STM32F7
#endif /* STM32F7 */
/* Uncomment the line below according to the target STM32 device used in your
application
*/
#if !defined (STM32F756xx) && !defined (STM32F746xx) && !defined (STM32F745xx) && !defined (STM32F765xx) && \
!defined (STM32F767xx) && !defined (STM32F769xx) && !defined (STM32F777xx) && !defined (STM32F779xx) && \
!defined (STM32F722xx) && !defined (STM32F723xx) && !defined (STM32F732xx) && !defined (STM32F733xx) && \
!defined (STM32F730xx) && !defined (STM32F750xx)
/* #define STM32F756xx */ /*!< STM32F756VG, STM32F756ZG, STM32F756ZG, STM32F756IG, STM32F756BG,
STM32F756NG Devices */
/* #define STM32F746xx */ /*!< STM32F746VE, STM32F746VG, STM32F746ZE, STM32F746ZG, STM32F746IE, STM32F746IG,
STM32F746BE, STM32F746BG, STM32F746NE, STM32F746NG Devices */
/* #define STM32F745xx */ /*!< STM32F745VE, STM32F745VG, STM32F745ZG, STM32F745ZE, STM32F745IE, STM32F745IG Devices */
/* #define STM32F765xx */ /*!< STM32F765BI, STM32F765BG, STM32F765NI, STM32F765NG, STM32F765II, STM32F765IG,
STM32F765ZI, STM32F765ZG, STM32F765VI, STM32F765VG Devices */
/* #define STM32F767xx */ /*!< STM32F767BG, STM32F767BI, STM32F767IG, STM32F767II, STM32F767NG, STM32F767NI,
STM32F767VG, STM32F767VI, STM32F767ZG, STM32F767ZI Devices */
/* #define STM32F769xx */ /*!< STM32F769AG, STM32F769AI, STM32F769BG, STM32F769BI, STM32F769IG, STM32F769II,
STM32F769NG, STM32F769NI, STM32F768AI Devices */
/* #define STM32F777xx */ /*!< STM32F777VI, STM32F777ZI, STM32F777II, STM32F777BI, STM32F777NI Devices */
/* #define STM32F779xx */ /*!< STM32F779II, STM32F779BI, STM32F779NI, STM32F779AI, STM32F778AI Devices */
/* #define STM32F722xx */ /*!< STM32F722IE, STM32F722ZE, STM32F722VE, STM32F722RE, STM32F722IC, STM32F722ZC,
STM32F722VC, STM32F722RC Devices */
/* #define STM32F723xx */ /*!< STM32F723IE, STM32F723ZE, STM32F723VE, STM32F723IC, STM32F723ZC, STM32F723VC Devices */
/* #define STM32F732xx */ /*!< STM32F732IE, STM32F732ZE, STM32F732VE, STM32F732RE Devices */
/* #define STM32F733xx */ /*!< STM32F733IE, STM32F733ZE, STM32F733VE Devices */
/* #define STM32F730xx */ /*!< STM32F730R, STM32F730V, STM32F730Z, STM32F730I Devices */
/* #define STM32F750xx */ /*!< STM32F750V, STM32F750Z, STM32F750N Devices */
#endif
/* Tip: To avoid modifying this file each time you need to switch between these
devices, you can define the device in your toolchain compiler preprocessor.
*/
#if !defined (USE_HAL_DRIVER)
/**
* @brief Comment the line below if you will not use the peripherals drivers.
In this case, these drivers will not be included and the application code will
be based on direct access to peripherals registers
*/
/*#define USE_HAL_DRIVER */
#endif /* USE_HAL_DRIVER */
/**
* @brief CMSIS Device version number V1.2.10
*/
#define __STM32F7_CMSIS_VERSION_MAIN (0x01) /*!< [31:24] main version */
#define __STM32F7_CMSIS_VERSION_SUB1 (0x02) /*!< [23:16] sub1 version */
#define __STM32F7_CMSIS_VERSION_SUB2 (0x0A) /*!< [15:8] sub2 version */
#define __STM32F7_CMSIS_VERSION_RC (0x00) /*!< [7:0] release candidate */
#define __STM32F7_CMSIS_VERSION ((__STM32F7_CMSIS_VERSION_MAIN << 24)\
|(__STM32F7_CMSIS_VERSION_SUB1 << 16)\
|(__STM32F7_CMSIS_VERSION_SUB2 << 8 )\
|(__STM32F7_CMSIS_VERSION_RC))
/**
* @}
*/
/** @addtogroup Device_Included
* @{
*/
#if defined(STM32F722xx)
#include "stm32f722xx.h"
#elif defined(STM32F723xx)
#include "stm32f723xx.h"
#elif defined(STM32F732xx)
#include "stm32f732xx.h"
#elif defined(STM32F733xx)
#include "stm32f733xx.h"
#elif defined(STM32F756xx)
#include "stm32f756xx.h"
#elif defined(STM32F746xx)
#include "stm32f746xx.h"
#elif defined(STM32F745xx)
#include "stm32f745xx.h"
#elif defined(STM32F765xx)
#include "stm32f765xx.h"
#elif defined(STM32F767xx)
#include "stm32f767xx.h"
#elif defined(STM32F769xx)
#include "stm32f769xx.h"
#elif defined(STM32F777xx)
#include "stm32f777xx.h"
#elif defined(STM32F779xx)
#include "stm32f779xx.h"
#elif defined(STM32F730xx)
#include "stm32f730xx.h"
#elif defined(STM32F750xx)
#include "stm32f750xx.h"
#else
#error "Please select first the target STM32F7xx device used in your application (in stm32f7xx.h file)"
#endif
/**
* @}
*/
/** @addtogroup Exported_types
* @{
*/
typedef enum
{
RESET = 0U,
SET = !RESET
} FlagStatus, ITStatus;
typedef enum
{
DISABLE = 0U,
ENABLE = !DISABLE
} FunctionalState;
#define IS_FUNCTIONAL_STATE(STATE) (((STATE) == DISABLE) || ((STATE) == ENABLE))
typedef enum
{
SUCCESS = 0U,
ERROR = !SUCCESS
} ErrorStatus;
/**
* @}
*/
/** @addtogroup Exported_macro
* @{
*/
#define SET_BIT(REG, BIT) ((REG) |= (BIT))
#define CLEAR_BIT(REG, BIT) ((REG) &= ~(BIT))
#define READ_BIT(REG, BIT) ((REG) & (BIT))
#define CLEAR_REG(REG) ((REG) = (0x0))
#define WRITE_REG(REG, VAL) ((REG) = (VAL))
#define READ_REG(REG) ((REG))
#define MODIFY_REG(REG, CLEARMASK, SETMASK) WRITE_REG((REG), (((READ_REG(REG)) & (~(CLEARMASK))) | (SETMASK)))
#define POSITION_VAL(VAL) (__CLZ(__RBIT(VAL)))
/* Use of CMSIS compiler intrinsics for register exclusive access */
/* Atomic 32-bit register access macro to set one or several bits */
#define ATOMIC_SET_BIT(REG, BIT) \
do { \
uint32_t val; \
do { \
val = __LDREXW((__IO uint32_t *)&(REG)) | (BIT); \
} while ((__STREXW(val,(__IO uint32_t *)&(REG))) != 0U); \
} while(0)
/* Atomic 32-bit register access macro to clear one or several bits */
#define ATOMIC_CLEAR_BIT(REG, BIT) \
do { \
uint32_t val; \
do { \
val = __LDREXW((__IO uint32_t *)&(REG)) & ~(BIT); \
} while ((__STREXW(val,(__IO uint32_t *)&(REG))) != 0U); \
} while(0)
/* Atomic 32-bit register access macro to clear and set one or several bits */
#define ATOMIC_MODIFY_REG(REG, CLEARMSK, SETMASK) \
do { \
uint32_t val; \
do { \
val = (__LDREXW((__IO uint32_t *)&(REG)) & ~(CLEARMSK)) | (SETMASK); \
} while ((__STREXW(val,(__IO uint32_t *)&(REG))) != 0U); \
} while(0)
/* Atomic 16-bit register access macro to set one or several bits */
#define ATOMIC_SETH_BIT(REG, BIT) \
do { \
uint16_t val; \
do { \
val = __LDREXH((__IO uint16_t *)&(REG)) | (BIT); \
} while ((__STREXH(val,(__IO uint16_t *)&(REG))) != 0U); \
} while(0)
/* Atomic 16-bit register access macro to clear one or several bits */
#define ATOMIC_CLEARH_BIT(REG, BIT) \
do { \
uint16_t val; \
do { \
val = __LDREXH((__IO uint16_t *)&(REG)) & ~(BIT); \
} while ((__STREXH(val,(__IO uint16_t *)&(REG))) != 0U); \
} while(0)
/* Atomic 16-bit register access macro to clear and set one or several bits */
#define ATOMIC_MODIFYH_REG(REG, CLEARMSK, SETMASK) \
do { \
uint16_t val; \
do { \
val = (__LDREXH((__IO uint16_t *)&(REG)) & ~(CLEARMSK)) | (SETMASK); \
} while ((__STREXH(val,(__IO uint16_t *)&(REG))) != 0U); \
} while(0)
/**
* @}
*/
#ifdef USE_HAL_DRIVER
#include "stm32f7xx_hal.h"
#endif /* USE_HAL_DRIVER */
#ifdef __cplusplus
}
#endif /* __cplusplus */
#endif /* __STM32F7xx_H */
/**
* @}
*/
/**
* @}
*/

105
Versuch1/Drivers/CMSIS/Device/ST/STM32F7xx/Include/system_stm32f7xx.h Normal file
View File

@ -0,0 +1,105 @@
/**
******************************************************************************
* @file system_stm32f7xx.h
* @author MCD Application Team
* @brief CMSIS Cortex-M7 Device System Source File for STM32F7xx devices.
******************************************************************************
* @attention
*
* Copyright (c) 2016 STMicroelectronics.
* All rights reserved.
*
* This software is licensed under terms that can be found in the LICENSE file
* in the root directory of this software component.
* If no LICENSE file comes with this software, it is provided AS-IS.
*
******************************************************************************
*/
/** @addtogroup CMSIS
* @{
*/
/** @addtogroup stm32f7xx_system
* @{
*/
/**
* @brief Define to prevent recursive inclusion
*/
#ifndef __SYSTEM_STM32F7XX_H
#define __SYSTEM_STM32F7XX_H
#ifdef __cplusplus
extern "C" {
#endif
/** @addtogroup STM32F7xx_System_Includes
* @{
*/
/**
* @}
*/
/** @addtogroup STM32F7xx_System_Exported_Variables
* @{
*/
/* The SystemCoreClock variable is updated in three ways:
1) by calling CMSIS function SystemCoreClockUpdate()
2) by calling HAL API function HAL_RCC_GetSysClockFreq()
3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency
Note: If you use this function to configure the system clock; then there
is no need to call the 2 first functions listed above, since SystemCoreClock
variable is updated automatically.
*/
extern uint32_t SystemCoreClock; /*!< System Clock Frequency (Core Clock) */
extern const uint8_t AHBPrescTable[16]; /*!< AHB prescalers table values */
extern const uint8_t APBPrescTable[8]; /*!< APB prescalers table values */
/**
* @}
*/
/** @addtogroup STM32F7xx_System_Exported_Constants
* @{
*/
/**
* @}
*/
/** @addtogroup STM32F7xx_System_Exported_Macros
* @{
*/
/**
* @}
*/
/** @addtogroup STM32F7xx_System_Exported_Functions
* @{
*/
extern void SystemInit(void);
extern void SystemCoreClockUpdate(void);
/**
* @}
*/
#ifdef __cplusplus
}
#endif
#endif /*__SYSTEM_STM32F7XX_H */
/**
* @}
*/
/**
* @}
*/

6
Versuch1/Drivers/CMSIS/Device/ST/STM32F7xx/LICENSE.txt Normal file
View File

@ -0,0 +1,6 @@
This software component is provided to you as part of a software package and
applicable license terms are in the Package_license file. If you received this
software component outside of a package or without applicable license terms,
the terms of the Apache-2.0 license shall apply.
You may obtain a copy of the Apache-2.0 at:
https://opensource.org/licenses/Apache-2.0

865
Versuch1/Drivers/CMSIS/Include/cmsis_armcc.h Normal file
View File

@ -0,0 +1,865 @@
/**************************************************************************//**
* @file cmsis_armcc.h
* @brief CMSIS compiler ARMCC (Arm Compiler 5) header file
* @version V5.0.4
* @date 10. January 2018
******************************************************************************/
/*
* Copyright (c) 2009-2018 Arm Limited. All rights reserved.
*
* SPDX-License-Identifier: Apache-2.0
*
* Licensed under the Apache License, Version 2.0 (the License); you may
* not use this file except in compliance with the License.
* You may obtain a copy of the License at
*
* www.apache.org/licenses/LICENSE-2.0
*
* Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an AS IS BASIS, WITHOUT
* WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
* See the License for the specific language governing permissions and
* limitations under the License.
*/
#ifndef __CMSIS_ARMCC_H
#define __CMSIS_ARMCC_H
#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 400677)
#error "Please use Arm Compiler Toolchain V4.0.677 or later!"
#endif
/* CMSIS compiler control architecture macros */
#if ((defined (__TARGET_ARCH_6_M ) && (__TARGET_ARCH_6_M == 1)) || \
(defined (__TARGET_ARCH_6S_M ) && (__TARGET_ARCH_6S_M == 1)) )
#define __ARM_ARCH_6M__ 1
#endif
#if (defined (__TARGET_ARCH_7_M ) && (__TARGET_ARCH_7_M == 1))
#define __ARM_ARCH_7M__ 1
#endif
#if (defined (__TARGET_ARCH_7E_M) && (__TARGET_ARCH_7E_M == 1))
#define __ARM_ARCH_7EM__ 1
#endif
/* __ARM_ARCH_8M_BASE__ not applicable */
/* __ARM_ARCH_8M_MAIN__ not applicable */
/* CMSIS compiler specific defines */
#ifndef __ASM
#define __ASM __asm
#endif
#ifndef __INLINE
#define __INLINE __inline
#endif
#ifndef __STATIC_INLINE
#define __STATIC_INLINE static __inline
#endif
#ifndef __STATIC_FORCEINLINE
#define __STATIC_FORCEINLINE static __forceinline
#endif
#ifndef __NO_RETURN
#define __NO_RETURN __declspec(noreturn)
#endif
#ifndef __USED
#define __USED __attribute__((used))
#endif
#ifndef __WEAK
#define __WEAK __attribute__((weak))
#endif
#ifndef __PACKED
#define __PACKED __attribute__((packed))
#endif
#ifndef __PACKED_STRUCT
#define __PACKED_STRUCT __packed struct
#endif
#ifndef __PACKED_UNION
#define __PACKED_UNION __packed union
#endif
#ifndef __UNALIGNED_UINT32 /* deprecated */
#define __UNALIGNED_UINT32(x) (*((__packed uint32_t *)(x)))
#endif
#ifndef __UNALIGNED_UINT16_WRITE
#define __UNALIGNED_UINT16_WRITE(addr, val) ((*((__packed uint16_t *)(addr))) = (val))
#endif
#ifndef __UNALIGNED_UINT16_READ
#define __UNALIGNED_UINT16_READ(addr) (*((const __packed uint16_t *)(addr)))
#endif
#ifndef __UNALIGNED_UINT32_WRITE
#define __UNALIGNED_UINT32_WRITE(addr, val) ((*((__packed uint32_t *)(addr))) = (val))
#endif
#ifndef __UNALIGNED_UINT32_READ
#define __UNALIGNED_UINT32_READ(addr) (*((const __packed uint32_t *)(addr)))
#endif
#ifndef __ALIGNED
#define __ALIGNED(x) __attribute__((aligned(x)))
#endif
#ifndef __RESTRICT
#define __RESTRICT __restrict
#endif
/* ########################### Core Function Access ########################### */
/** \ingroup CMSIS_Core_FunctionInterface
\defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
@{
*/
/**
\brief Enable IRQ Interrupts
\details Enables IRQ interrupts by clearing the I-bit in the CPSR.
Can only be executed in Privileged modes.
*/
/* intrinsic void __enable_irq(); */
/**
\brief Disable IRQ Interrupts
\details Disables IRQ interrupts by setting the I-bit in the CPSR.
Can only be executed in Privileged modes.
*/
/* intrinsic void __disable_irq(); */
/**
\brief Get Control Register
\details Returns the content of the Control Register.
\return Control Register value
*/
__STATIC_INLINE uint32_t __get_CONTROL(void)
{
register uint32_t __regControl __ASM("control");
return(__regControl);
}
/**
\brief Set Control Register
\details Writes the given value to the Control Register.
\param [in] control Control Register value to set
*/
__STATIC_INLINE void __set_CONTROL(uint32_t control)
{
register uint32_t __regControl __ASM("control");
__regControl = control;
}
/**
\brief Get IPSR Register
\details Returns the content of the IPSR Register.
\return IPSR Register value
*/
__STATIC_INLINE uint32_t __get_IPSR(void)
{
register uint32_t __regIPSR __ASM("ipsr");
return(__regIPSR);
}
/**
\brief Get APSR Register
\details Returns the content of the APSR Register.
\return APSR Register value
*/
__STATIC_INLINE uint32_t __get_APSR(void)
{
register uint32_t __regAPSR __ASM("apsr");
return(__regAPSR);
}
/**
\brief Get xPSR Register
\details Returns the content of the xPSR Register.
\return xPSR Register value
*/
__STATIC_INLINE uint32_t __get_xPSR(void)
{
register uint32_t __regXPSR __ASM("xpsr");
return(__regXPSR);
}
/**
\brief Get Process Stack Pointer
\details Returns the current value of the Process Stack Pointer (PSP).
\return PSP Register value
*/
__STATIC_INLINE uint32_t __get_PSP(void)
{
register uint32_t __regProcessStackPointer __ASM("psp");
return(__regProcessStackPointer);
}
/**
\brief Set Process Stack Pointer
\details Assigns the given value to the Process Stack Pointer (PSP).
\param [in] topOfProcStack Process Stack Pointer value to set
*/
__STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
{
register uint32_t __regProcessStackPointer __ASM("psp");
__regProcessStackPointer = topOfProcStack;
}
/**
\brief Get Main Stack Pointer
\details Returns the current value of the Main Stack Pointer (MSP).
\return MSP Register value
*/
__STATIC_INLINE uint32_t __get_MSP(void)
{
register uint32_t __regMainStackPointer __ASM("msp");
return(__regMainStackPointer);
}
/**
\brief Set Main Stack Pointer
\details Assigns the given value to the Main Stack Pointer (MSP).
\param [in] topOfMainStack Main Stack Pointer value to set
*/
__STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
{
register uint32_t __regMainStackPointer __ASM("msp");
__regMainStackPointer = topOfMainStack;
}
/**
\brief Get Priority Mask
\details Returns the current state of the priority mask bit from the Priority Mask Register.
\return Priority Mask value
*/
__STATIC_INLINE uint32_t __get_PRIMASK(void)
{
register uint32_t __regPriMask __ASM("primask");
return(__regPriMask);
}
/**
\brief Set Priority Mask
\details Assigns the given value to the Priority Mask Register.
\param [in] priMask Priority Mask
*/
__STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
{
register uint32_t __regPriMask __ASM("primask");
__regPriMask = (priMask);
}
#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \
(defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1)) )
/**
\brief Enable FIQ
\details Enables FIQ interrupts by clearing the F-bit in the CPSR.
Can only be executed in Privileged modes.
*/
#define __enable_fault_irq __enable_fiq
/**
\brief Disable FIQ
\details Disables FIQ interrupts by setting the F-bit in the CPSR.
Can only be executed in Privileged modes.
*/
#define __disable_fault_irq __disable_fiq
/**
\brief Get Base Priority
\details Returns the current value of the Base Priority register.
\return Base Priority register value
*/
__STATIC_INLINE uint32_t __get_BASEPRI(void)
{
register uint32_t __regBasePri __ASM("basepri");
return(__regBasePri);
}
/**
\brief Set Base Priority
\details Assigns the given value to the Base Priority register.
\param [in] basePri Base Priority value to set
*/
__STATIC_INLINE void __set_BASEPRI(uint32_t basePri)
{
register uint32_t __regBasePri __ASM("basepri");
__regBasePri = (basePri & 0xFFU);
}
/**
\brief Set Base Priority with condition
\details Assigns the given value to the Base Priority register only if BASEPRI masking is disabled,
or the new value increases the BASEPRI priority level.
\param [in] basePri Base Priority value to set
*/
__STATIC_INLINE void __set_BASEPRI_MAX(uint32_t basePri)
{
register uint32_t __regBasePriMax __ASM("basepri_max");
__regBasePriMax = (basePri & 0xFFU);
}
/**
\brief Get Fault Mask
\details Returns the current value of the Fault Mask register.
\return Fault Mask register value
*/
__STATIC_INLINE uint32_t __get_FAULTMASK(void)
{
register uint32_t __regFaultMask __ASM("faultmask");
return(__regFaultMask);
}
/**
\brief Set Fault Mask
\details Assigns the given value to the Fault Mask register.
\param [in] faultMask Fault Mask value to set
*/
__STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
{
register uint32_t __regFaultMask __ASM("faultmask");
__regFaultMask = (faultMask & (uint32_t)1U);
}
#endif /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \
(defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1)) ) */
/**
\brief Get FPSCR
\details Returns the current value of the Floating Point Status/Control register.
\return Floating Point Status/Control register value
*/
__STATIC_INLINE uint32_t __get_FPSCR(void)
{
#if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
(defined (__FPU_USED ) && (__FPU_USED == 1U)) )
register uint32_t __regfpscr __ASM("fpscr");
return(__regfpscr);
#else
return(0U);
#endif
}
/**
\brief Set FPSCR
\details Assigns the given value to the Floating Point Status/Control register.
\param [in] fpscr Floating Point Status/Control value to set
*/
__STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
{
#if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
(defined (__FPU_USED ) && (__FPU_USED == 1U)) )
register uint32_t __regfpscr __ASM("fpscr");
__regfpscr = (fpscr);
#else
(void)fpscr;
#endif
}
/*@} end of CMSIS_Core_RegAccFunctions */
/* ########################## Core Instruction Access ######################### */
/** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
Access to dedicated instructions
@{
*/
/**
\brief No Operation
\details No Operation does nothing. This instruction can be used for code alignment purposes.
*/
#define __NOP __nop
/**
\brief Wait For Interrupt
\details Wait For Interrupt is a hint instruction that suspends execution until one of a number of events occurs.
*/
#define __WFI __wfi
/**
\brief Wait For Event
\details Wait For Event is a hint instruction that permits the processor to enter
a low-power state until one of a number of events occurs.
*/
#define __WFE __wfe
/**
\brief Send Event
\details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
*/
#define __SEV __sev
/**
\brief Instruction Synchronization Barrier
\details Instruction Synchronization Barrier flushes the pipeline in the processor,
so that all instructions following the ISB are fetched from cache or memory,
after the instruction has been completed.
*/
#define __ISB() do {\
__schedule_barrier();\
__isb(0xF);\
__schedule_barrier();\
} while (0U)
/**
\brief Data Synchronization Barrier
\details Acts as a special kind of Data Memory Barrier.
It completes when all explicit memory accesses before this instruction complete.
*/
#define __DSB() do {\
__schedule_barrier();\
__dsb(0xF);\
__schedule_barrier();\
} while (0U)
/**
\brief Data Memory Barrier
\details Ensures the apparent order of the explicit memory operations before
and after the instruction, without ensuring their completion.
*/
#define __DMB() do {\
__schedule_barrier();\
__dmb(0xF);\
__schedule_barrier();\
} while (0U)
/**
\brief Reverse byte order (32 bit)
\details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x78563412.
\param [in] value Value to reverse
\return Reversed value
*/
#define __REV __rev
/**
\brief Reverse byte order (16 bit)
\details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 0x34127856.
\param [in] value Value to reverse
\return Reversed value
*/
#ifndef __NO_EMBEDDED_ASM
__attribute__((section(".rev16_text"))) __STATIC_INLINE __ASM uint32_t __REV16(uint32_t value)
{
rev16 r0, r0
bx lr
}
#endif
/**
\brief Reverse byte order (16 bit)
\details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For example, 0x0080 becomes 0x8000.
\param [in] value Value to reverse
\return Reversed value
*/
#ifndef __NO_EMBEDDED_ASM
__attribute__((section(".revsh_text"))) __STATIC_INLINE __ASM int16_t __REVSH(int16_t value)
{
revsh r0, r0
bx lr
}
#endif
/**
\brief Rotate Right in unsigned value (32 bit)
\details Rotate Right (immediate) provides the value of the contents of a register rotated by a variable number of bits.
\param [in] op1 Value to rotate
\param [in] op2 Number of Bits to rotate
\return Rotated value
*/
#define __ROR __ror
/**
\brief Breakpoint
\details Causes the processor to enter Debug state.
Debug tools can use this to investigate system state when the instruction at a particular address is reached.
\param [in] value is ignored by the processor.
If required, a debugger can use it to store additional information about the breakpoint.
*/
#define __BKPT(value) __breakpoint(value)
/**
\brief Reverse bit order of value
\details Reverses the bit order of the given value.
\param [in] value Value to reverse
\return Reversed value
*/
#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \
(defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1)) )
#define __RBIT __rbit
#else
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
uint32_t result;
uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
result = value; /* r will be reversed bits of v; first get LSB of v */
for (value >>= 1U; value != 0U; value >>= 1U)
{
result <<= 1U;
result |= value & 1U;
s--;
}
result <<= s; /* shift when v's highest bits are zero */
return result;
}
#endif
/**
\brief Count leading zeros
\details Counts the number of leading zeros of a data value.
\param [in] value Value to count the leading zeros
\return number of leading zeros in value
*/
#define __CLZ __clz
#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \
(defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1)) )
/**
\brief LDR Exclusive (8 bit)
\details Executes a exclusive LDR instruction for 8 bit value.
\param [in] ptr Pointer to data
\return value of type uint8_t at (*ptr)
*/
#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020)
#define __LDREXB(ptr) ((uint8_t ) __ldrex(ptr))
#else
#define __LDREXB(ptr) _Pragma("push") _Pragma("diag_suppress 3731") ((uint8_t ) __ldrex(ptr)) _Pragma("pop")
#endif
/**
\brief LDR Exclusive (16 bit)
\details Executes a exclusive LDR instruction for 16 bit values.
\param [in] ptr Pointer to data
\return value of type uint16_t at (*ptr)
*/
#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020)
#define __LDREXH(ptr) ((uint16_t) __ldrex(ptr))
#else
#define __LDREXH(ptr) _Pragma("push") _Pragma("diag_suppress 3731") ((uint16_t) __ldrex(ptr)) _Pragma("pop")
#endif
/**
\brief LDR Exclusive (32 bit)
\details Executes a exclusive LDR instruction for 32 bit values.
\param [in] ptr Pointer to data
\return value of type uint32_t at (*ptr)
*/
#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020)
#define __LDREXW(ptr) ((uint32_t ) __ldrex(ptr))
#else
#define __LDREXW(ptr) _Pragma("push") _Pragma("diag_suppress 3731") ((uint32_t ) __ldrex(ptr)) _Pragma("pop")
#endif
/**
\brief STR Exclusive (8 bit)
\details Executes a exclusive STR instruction for 8 bit values.
\param [in] value Value to store
\param [in] ptr Pointer to location
\return 0 Function succeeded
\return 1 Function failed
*/
#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020)
#define __STREXB(value, ptr) __strex(value, ptr)
#else
#define __STREXB(value, ptr) _Pragma("push") _Pragma("diag_suppress 3731") __strex(value, ptr) _Pragma("pop")
#endif
/**
\brief STR Exclusive (16 bit)
\details Executes a exclusive STR instruction for 16 bit values.
\param [in] value Value to store
\param [in] ptr Pointer to location
\return 0 Function succeeded
\return 1 Function failed
*/
#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020)
#define __STREXH(value, ptr) __strex(value, ptr)
#else
#define __STREXH(value, ptr) _Pragma("push") _Pragma("diag_suppress 3731") __strex(value, ptr) _Pragma("pop")
#endif
/**
\brief STR Exclusive (32 bit)
\details Executes a exclusive STR instruction for 32 bit values.
\param [in] value Value to store
\param [in] ptr Pointer to location
\return 0 Function succeeded
\return 1 Function failed
*/
#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020)
#define __STREXW(value, ptr) __strex(value, ptr)
#else
#define __STREXW(value, ptr) _Pragma("push") _Pragma("diag_suppress 3731") __strex(value, ptr) _Pragma("pop")
#endif
/**
\brief Remove the exclusive lock
\details Removes the exclusive lock which is created by LDREX.
*/
#define __CLREX __clrex
/**
\brief Signed Saturate
\details Saturates a signed value.
\param [in] value Value to be saturated
\param [in] sat Bit position to saturate to (1..32)
\return Saturated value
*/
#define __SSAT __ssat
/**
\brief Unsigned Saturate
\details Saturates an unsigned value.
\param [in] value Value to be saturated
\param [in] sat Bit position to saturate to (0..31)
\return Saturated value
*/
#define __USAT __usat
/**
\brief Rotate Right with Extend (32 bit)
\details Moves each bit of a bitstring right by one bit.
The carry input is shifted in at the left end of the bitstring.
\param [in] value Value to rotate
\return Rotated value
*/
#ifndef __NO_EMBEDDED_ASM
__attribute__((section(".rrx_text"))) __STATIC_INLINE __ASM uint32_t __RRX(uint32_t value)
{
rrx r0, r0
bx lr
}
#endif
/**
\brief LDRT Unprivileged (8 bit)
\details Executes a Unprivileged LDRT instruction for 8 bit value.
\param [in] ptr Pointer to data
\return value of type uint8_t at (*ptr)
*/
#define __LDRBT(ptr) ((uint8_t ) __ldrt(ptr))
/**
\brief LDRT Unprivileged (16 bit)
\details Executes a Unprivileged LDRT instruction for 16 bit values.
\param [in] ptr Pointer to data
\return value of type uint16_t at (*ptr)
*/
#define __LDRHT(ptr) ((uint16_t) __ldrt(ptr))
/**
\brief LDRT Unprivileged (32 bit)
\details Executes a Unprivileged LDRT instruction for 32 bit values.
\param [in] ptr Pointer to data
\return value of type uint32_t at (*ptr)
*/
#define __LDRT(ptr) ((uint32_t ) __ldrt(ptr))
/**
\brief STRT Unprivileged (8 bit)
\details Executes a Unprivileged STRT instruction for 8 bit values.
\param [in] value Value to store
\param [in] ptr Pointer to location
*/
#define __STRBT(value, ptr) __strt(value, ptr)
/**
\brief STRT Unprivileged (16 bit)
\details Executes a Unprivileged STRT instruction for 16 bit values.
\param [in] value Value to store
\param [in] ptr Pointer to location
*/
#define __STRHT(value, ptr) __strt(value, ptr)
/**
\brief STRT Unprivileged (32 bit)
\details Executes a Unprivileged STRT instruction for 32 bit values.
\param [in] value Value to store
\param [in] ptr Pointer to location
*/
#define __STRT(value, ptr) __strt(value, ptr)
#else /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \
(defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1)) ) */
/**
\brief Signed Saturate
\details Saturates a signed value.
\param [in] value Value to be saturated
\param [in] sat Bit position to saturate to (1..32)
\return Saturated value
*/
__attribute__((always_inline)) __STATIC_INLINE int32_t __SSAT(int32_t val, uint32_t sat)
{
if ((sat >= 1U) && (sat <= 32U))
{
const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
const int32_t min = -1 - max ;
if (val > max)
{
return max;
}
else if (val < min)
{
return min;
}
}
return val;
}
/**
\brief Unsigned Saturate
\details Saturates an unsigned value.
\param [in] value Value to be saturated
\param [in] sat Bit position to saturate to (0..31)
\return Saturated value
*/
__attribute__((always_inline)) __STATIC_INLINE uint32_t __USAT(int32_t val, uint32_t sat)
{
if (sat <= 31U)
{
const uint32_t max = ((1U << sat) - 1U);
if (val > (int32_t)max)
{
return max;
}
else if (val < 0)
{
return 0U;
}
}
return (uint32_t)val;
}
#endif /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \
(defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1)) ) */
/*@}*/ /* end of group CMSIS_Core_InstructionInterface */
/* ################### Compiler specific Intrinsics ########################### */
/** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics
Access to dedicated SIMD instructions
@{
*/
#if ((defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1)) )
#define __SADD8 __sadd8
#define __QADD8 __qadd8
#define __SHADD8 __shadd8
#define __UADD8 __uadd8
#define __UQADD8 __uqadd8
#define __UHADD8 __uhadd8
#define __SSUB8 __ssub8
#define __QSUB8 __qsub8
#define __SHSUB8 __shsub8
#define __USUB8 __usub8
#define __UQSUB8 __uqsub8
#define __UHSUB8 __uhsub8
#define __SADD16 __sadd16
#define __QADD16 __qadd16
#define __SHADD16 __shadd16
#define __UADD16 __uadd16
#define __UQADD16 __uqadd16
#define __UHADD16 __uhadd16
#define __SSUB16 __ssub16
#define __QSUB16 __qsub16
#define __SHSUB16 __shsub16
#define __USUB16 __usub16
#define __UQSUB16 __uqsub16
#define __UHSUB16 __uhsub16
#define __SASX __sasx
#define __QASX __qasx
#define __SHASX __shasx
#define __UASX __uasx
#define __UQASX __uqasx
#define __UHASX __uhasx
#define __SSAX __ssax
#define __QSAX __qsax
#define __SHSAX __shsax
#define __USAX __usax
#define __UQSAX __uqsax
#define __UHSAX __uhsax
#define __USAD8 __usad8
#define __USADA8 __usada8
#define __SSAT16 __ssat16
#define __USAT16 __usat16
#define __UXTB16 __uxtb16
#define __UXTAB16 __uxtab16
#define __SXTB16 __sxtb16
#define __SXTAB16 __sxtab16
#define __SMUAD __smuad
#define __SMUADX __smuadx
#define __SMLAD __smlad
#define __SMLADX __smladx
#define __SMLALD __smlald
#define __SMLALDX __smlaldx
#define __SMUSD __smusd
#define __SMUSDX __smusdx
#define __SMLSD __smlsd
#define __SMLSDX __smlsdx
#define __SMLSLD __smlsld
#define __SMLSLDX __smlsldx
#define __SEL __sel
#define __QADD __qadd
#define __QSUB __qsub
#define __PKHBT(ARG1,ARG2,ARG3) ( ((((uint32_t)(ARG1)) ) & 0x0000FFFFUL) | \
((((uint32_t)(ARG2)) << (ARG3)) & 0xFFFF0000UL) )
#define __PKHTB(ARG1,ARG2,ARG3) ( ((((uint32_t)(ARG1)) ) & 0xFFFF0000UL) | \
((((uint32_t)(ARG2)) >> (ARG3)) & 0x0000FFFFUL) )
#define __SMMLA(ARG1,ARG2,ARG3) ( (int32_t)((((int64_t)(ARG1) * (ARG2)) + \
((int64_t)(ARG3) << 32U) ) >> 32U))
#endif /* ((defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1)) ) */
/*@} end of group CMSIS_SIMD_intrinsics */
#endif /* __CMSIS_ARMCC_H */

1869
Versuch1/Drivers/CMSIS/Include/cmsis_armclang.h Normal file
View File

File diff suppressed because it is too large Load Diff

266
Versuch1/Drivers/CMSIS/Include/cmsis_compiler.h Normal file
View File

@ -0,0 +1,266 @@
/**************************************************************************//**
* @file cmsis_compiler.h
* @brief CMSIS compiler generic header file
* @version V5.0.4
* @date 10. January 2018
******************************************************************************/
/*
* Copyright (c) 2009-2018 Arm Limited. All rights reserved.
*
* SPDX-License-Identifier: Apache-2.0
*
* Licensed under the Apache License, Version 2.0 (the License); you may
* not use this file except in compliance with the License.
* You may obtain a copy of the License at
*
* www.apache.org/licenses/LICENSE-2.0
*
* Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an AS IS BASIS, WITHOUT
* WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
* See the License for the specific language governing permissions and
* limitations under the License.
*/
#ifndef __CMSIS_COMPILER_H
#define __CMSIS_COMPILER_H
#include <stdint.h>
/*
* Arm Compiler 4/5
*/
#if defined ( __CC_ARM )
#include "cmsis_armcc.h"
/*
* Arm Compiler 6 (armclang)
*/
#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
#include "cmsis_armclang.h"
/*
* GNU Compiler
*/
#elif defined ( __GNUC__ )
#include "cmsis_gcc.h"
/*
* IAR Compiler
*/
#elif defined ( __ICCARM__ )
#include <cmsis_iccarm.h>
/*
* TI Arm Compiler
*/
#elif defined ( __TI_ARM__ )
#include <cmsis_ccs.h>
#ifndef __ASM
#define __ASM __asm
#endif
#ifndef __INLINE
#define __INLINE inline
#endif
#ifndef __STATIC_INLINE
#define __STATIC_INLINE static inline
#endif
#ifndef __STATIC_FORCEINLINE
#define __STATIC_FORCEINLINE __STATIC_INLINE
#endif
#ifndef __NO_RETURN
#define __NO_RETURN __attribute__((noreturn))
#endif
#ifndef __USED
#define __USED __attribute__((used))
#endif
#ifndef __WEAK
#define __WEAK __attribute__((weak))
#endif
#ifndef __PACKED
#define __PACKED __attribute__((packed))
#endif
#ifndef __PACKED_STRUCT
#define __PACKED_STRUCT struct __attribute__((packed))
#endif
#ifndef __PACKED_UNION
#define __PACKED_UNION union __attribute__((packed))
#endif
#ifndef __UNALIGNED_UINT32 /* deprecated */
struct __attribute__((packed)) T_UINT32 { uint32_t v; };
#define __UNALIGNED_UINT32(x) (((struct T_UINT32 *)(x))->v)
#endif
#ifndef __UNALIGNED_UINT16_WRITE
__PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
#define __UNALIGNED_UINT16_WRITE(addr, val) (void)((((struct T_UINT16_WRITE *)(void*)(addr))->v) = (val))
#endif
#ifndef __UNALIGNED_UINT16_READ
__PACKED_STRUCT T_UINT16_READ { uint16_t v; };
#define __UNALIGNED_UINT16_READ(addr) (((const struct T_UINT16_READ *)(const void *)(addr))->v)
#endif
#ifndef __UNALIGNED_UINT32_WRITE
__PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
#define __UNALIGNED_UINT32_WRITE(addr, val) (void)((((struct T_UINT32_WRITE *)(void *)(addr))->v) = (val))
#endif
#ifndef __UNALIGNED_UINT32_READ
__PACKED_STRUCT T_UINT32_READ { uint32_t v; };
#define __UNALIGNED_UINT32_READ(addr) (((const struct T_UINT32_READ *)(const void *)(addr))->v)
#endif
#ifndef __ALIGNED
#define __ALIGNED(x) __attribute__((aligned(x)))
#endif
#ifndef __RESTRICT
#warning No compiler specific solution for __RESTRICT. __RESTRICT is ignored.
#define __RESTRICT
#endif
/*
* TASKING Compiler
*/
#elif defined ( __TASKING__ )
/*
* The CMSIS functions have been implemented as intrinsics in the compiler.
* Please use "carm -?i" to get an up to date list of all intrinsics,
* Including the CMSIS ones.
*/
#ifndef __ASM
#define __ASM __asm
#endif
#ifndef __INLINE
#define __INLINE inline
#endif
#ifndef __STATIC_INLINE
#define __STATIC_INLINE static inline
#endif
#ifndef __STATIC_FORCEINLINE
#define __STATIC_FORCEINLINE __STATIC_INLINE
#endif
#ifndef __NO_RETURN
#define __NO_RETURN __attribute__((noreturn))
#endif
#ifndef __USED
#define __USED __attribute__((used))
#endif
#ifndef __WEAK
#define __WEAK __attribute__((weak))
#endif
#ifndef __PACKED
#define __PACKED __packed__
#endif
#ifndef __PACKED_STRUCT
#define __PACKED_STRUCT struct __packed__
#endif
#ifndef __PACKED_UNION
#define __PACKED_UNION union __packed__
#endif
#ifndef __UNALIGNED_UINT32 /* deprecated */
struct __packed__ T_UINT32 { uint32_t v; };
#define __UNALIGNED_UINT32(x) (((struct T_UINT32 *)(x))->v)
#endif
#ifndef __UNALIGNED_UINT16_WRITE
__PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
#define __UNALIGNED_UINT16_WRITE(addr, val) (void)((((struct T_UINT16_WRITE *)(void *)(addr))->v) = (val))
#endif
#ifndef __UNALIGNED_UINT16_READ
__PACKED_STRUCT T_UINT16_READ { uint16_t v; };
#define __UNALIGNED_UINT16_READ(addr) (((const struct T_UINT16_READ *)(const void *)(addr))->v)
#endif
#ifndef __UNALIGNED_UINT32_WRITE
__PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
#define __UNALIGNED_UINT32_WRITE(addr, val) (void)((((struct T_UINT32_WRITE *)(void *)(addr))->v) = (val))
#endif
#ifndef __UNALIGNED_UINT32_READ
__PACKED_STRUCT T_UINT32_READ { uint32_t v; };
#define __UNALIGNED_UINT32_READ(addr) (((const struct T_UINT32_READ *)(const void *)(addr))->v)
#endif
#ifndef __ALIGNED
#define __ALIGNED(x) __align(x)
#endif
#ifndef __RESTRICT
#warning No compiler specific solution for __RESTRICT. __RESTRICT is ignored.
#define __RESTRICT
#endif
/*
* COSMIC Compiler
*/
#elif defined ( __CSMC__ )
#include <cmsis_csm.h>
#ifndef __ASM
#define __ASM _asm
#endif
#ifndef __INLINE
#define __INLINE inline
#endif
#ifndef __STATIC_INLINE
#define __STATIC_INLINE static inline
#endif
#ifndef __STATIC_FORCEINLINE
#define __STATIC_FORCEINLINE __STATIC_INLINE
#endif
#ifndef __NO_RETURN
// NO RETURN is automatically detected hence no warning here
#define __NO_RETURN
#endif
#ifndef __USED
#warning No compiler specific solution for __USED. __USED is ignored.
#define __USED
#endif
#ifndef __WEAK
#define __WEAK __weak
#endif
#ifndef __PACKED
#define __PACKED @packed
#endif
#ifndef __PACKED_STRUCT
#define __PACKED_STRUCT @packed struct
#endif
#ifndef __PACKED_UNION
#define __PACKED_UNION @packed union
#endif
#ifndef __UNALIGNED_UINT32 /* deprecated */
@packed struct T_UINT32 { uint32_t v; };
#define __UNALIGNED_UINT32(x) (((struct T_UINT32 *)(x))->v)
#endif
#ifndef __UNALIGNED_UINT16_WRITE
__PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
#define __UNALIGNED_UINT16_WRITE(addr, val) (void)((((struct T_UINT16_WRITE *)(void *)(addr))->v) = (val))
#endif
#ifndef __UNALIGNED_UINT16_READ
__PACKED_STRUCT T_UINT16_READ { uint16_t v; };
#define __UNALIGNED_UINT16_READ(addr) (((const struct T_UINT16_READ *)(const void *)(addr))->v)
#endif
#ifndef __UNALIGNED_UINT32_WRITE
__PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
#define __UNALIGNED_UINT32_WRITE(addr, val) (void)((((struct T_UINT32_WRITE *)(void *)(addr))->v) = (val))
#endif
#ifndef __UNALIGNED_UINT32_READ
__PACKED_STRUCT T_UINT32_READ { uint32_t v; };
#define __UNALIGNED_UINT32_READ(addr) (((const struct T_UINT32_READ *)(const void *)(addr))->v)
#endif
#ifndef __ALIGNED
#warning No compiler specific solution for __ALIGNED. __ALIGNED is ignored.
#define __ALIGNED(x)
#endif
#ifndef __RESTRICT
#warning No compiler specific solution for __RESTRICT. __RESTRICT is ignored.
#define __RESTRICT
#endif
#else
#error Unknown compiler.
#endif
#endif /* __CMSIS_COMPILER_H */

2085
Versuch1/Drivers/CMSIS/Include/cmsis_gcc.h Normal file
View File

File diff suppressed because it is too large Load Diff

935
Versuch1/Drivers/CMSIS/Include/cmsis_iccarm.h Normal file
View File

@ -0,0 +1,935 @@
/**************************************************************************//**
* @file cmsis_iccarm.h
* @brief CMSIS compiler ICCARM (IAR Compiler for Arm) header file
* @version V5.0.7
* @date 19. June 2018
******************************************************************************/
//------------------------------------------------------------------------------
//
// Copyright (c) 2017-2018 IAR Systems
//
// Licensed under the Apache License, Version 2.0 (the "License")
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
// http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.
//
//------------------------------------------------------------------------------
#ifndef __CMSIS_ICCARM_H__
#define __CMSIS_ICCARM_H__
#ifndef __ICCARM__
#error This file should only be compiled by ICCARM
#endif
#pragma system_include
#define __IAR_FT _Pragma("inline=forced") __intrinsic
#if (__VER__ >= 8000000)
#define __ICCARM_V8 1
#else
#define __ICCARM_V8 0
#endif
#ifndef __ALIGNED
#if __ICCARM_V8
#define __ALIGNED(x) __attribute__((aligned(x)))
#elif (__VER__ >= 7080000)
/* Needs IAR language extensions */
#define __ALIGNED(x) __attribute__((aligned(x)))
#else
#warning No compiler specific solution for __ALIGNED.__ALIGNED is ignored.
#define __ALIGNED(x)
#endif
#endif
/* Define compiler macros for CPU architecture, used in CMSIS 5.
*/
#if __ARM_ARCH_6M__ || __ARM_ARCH_7M__ || __ARM_ARCH_7EM__ || __ARM_ARCH_8M_BASE__ || __ARM_ARCH_8M_MAIN__
/* Macros already defined */
#else
#if defined(__ARM8M_MAINLINE__) || defined(__ARM8EM_MAINLINE__)
#define __ARM_ARCH_8M_MAIN__ 1
#elif defined(__ARM8M_BASELINE__)
#define __ARM_ARCH_8M_BASE__ 1
#elif defined(__ARM_ARCH_PROFILE) && __ARM_ARCH_PROFILE == 'M'
#if __ARM_ARCH == 6
#define __ARM_ARCH_6M__ 1
#elif __ARM_ARCH == 7
#if __ARM_FEATURE_DSP
#define __ARM_ARCH_7EM__ 1
#else
#define __ARM_ARCH_7M__ 1
#endif
#endif /* __ARM_ARCH */
#endif /* __ARM_ARCH_PROFILE == 'M' */
#endif
/* Alternativ core deduction for older ICCARM's */
#if !defined(__ARM_ARCH_6M__) && !defined(__ARM_ARCH_7M__) && !defined(__ARM_ARCH_7EM__) && \
!defined(__ARM_ARCH_8M_BASE__) && !defined(__ARM_ARCH_8M_MAIN__)
#if defined(__ARM6M__) && (__CORE__ == __ARM6M__)
#define __ARM_ARCH_6M__ 1
#elif defined(__ARM7M__) && (__CORE__ == __ARM7M__)
#define __ARM_ARCH_7M__ 1
#elif defined(__ARM7EM__) && (__CORE__ == __ARM7EM__)
#define __ARM_ARCH_7EM__ 1
#elif defined(__ARM8M_BASELINE__) && (__CORE == __ARM8M_BASELINE__)
#define __ARM_ARCH_8M_BASE__ 1
#elif defined(__ARM8M_MAINLINE__) && (__CORE == __ARM8M_MAINLINE__)
#define __ARM_ARCH_8M_MAIN__ 1
#elif defined(__ARM8EM_MAINLINE__) && (__CORE == __ARM8EM_MAINLINE__)
#define __ARM_ARCH_8M_MAIN__ 1
#else
#error "Unknown target."
#endif
#endif
#if defined(__ARM_ARCH_6M__) && __ARM_ARCH_6M__==1
#define __IAR_M0_FAMILY 1
#elif defined(__ARM_ARCH_8M_BASE__) && __ARM_ARCH_8M_BASE__==1
#define __IAR_M0_FAMILY 1
#else
#define __IAR_M0_FAMILY 0
#endif
#ifndef __ASM
#define __ASM __asm
#endif
#ifndef __INLINE
#define __INLINE inline
#endif
#ifndef __NO_RETURN
#if __ICCARM_V8
#define __NO_RETURN __attribute__((__noreturn__))
#else
#define __NO_RETURN _Pragma("object_attribute=__noreturn")
#endif
#endif
#ifndef __PACKED
#if __ICCARM_V8
#define __PACKED __attribute__((packed, aligned(1)))
#else
/* Needs IAR language extensions */
#define __PACKED __packed
#endif
#endif
#ifndef __PACKED_STRUCT
#if __ICCARM_V8
#define __PACKED_STRUCT struct __attribute__((packed, aligned(1)))
#else
/* Needs IAR language extensions */
#define __PACKED_STRUCT __packed struct
#endif
#endif
#ifndef __PACKED_UNION
#if __ICCARM_V8
#define __PACKED_UNION union __attribute__((packed, aligned(1)))
#else
/* Needs IAR language extensions */
#define __PACKED_UNION __packed union
#endif
#endif
#ifndef __RESTRICT
#define __RESTRICT __restrict
#endif
#ifndef __STATIC_INLINE
#define __STATIC_INLINE static inline
#endif
#ifndef __FORCEINLINE
#define __FORCEINLINE _Pragma("inline=forced")
#endif
#ifndef __STATIC_FORCEINLINE
#define __STATIC_FORCEINLINE __FORCEINLINE __STATIC_INLINE
#endif
#ifndef __UNALIGNED_UINT16_READ
#pragma language=save
#pragma language=extended
__IAR_FT uint16_t __iar_uint16_read(void const *ptr)
{
return *(__packed uint16_t*)(ptr);
}
#pragma language=restore
#define __UNALIGNED_UINT16_READ(PTR) __iar_uint16_read(PTR)
#endif
#ifndef __UNALIGNED_UINT16_WRITE
#pragma language=save
#pragma language=extended
__IAR_FT void __iar_uint16_write(void const *ptr, uint16_t val)
{
*(__packed uint16_t*)(ptr) = val;;
}
#pragma language=restore
#define __UNALIGNED_UINT16_WRITE(PTR,VAL) __iar_uint16_write(PTR,VAL)
#endif
#ifndef __UNALIGNED_UINT32_READ
#pragma language=save
#pragma language=extended
__IAR_FT uint32_t __iar_uint32_read(void const *ptr)
{
return *(__packed uint32_t*)(ptr);
}
#pragma language=restore
#define __UNALIGNED_UINT32_READ(PTR) __iar_uint32_read(PTR)
#endif
#ifndef __UNALIGNED_UINT32_WRITE
#pragma language=save
#pragma language=extended
__IAR_FT void __iar_uint32_write(void const *ptr, uint32_t val)
{
*(__packed uint32_t*)(ptr) = val;;
}
#pragma language=restore
#define __UNALIGNED_UINT32_WRITE(PTR,VAL) __iar_uint32_write(PTR,VAL)
#endif
#ifndef __UNALIGNED_UINT32 /* deprecated */
#pragma language=save
#pragma language=extended
__packed struct __iar_u32 { uint32_t v; };
#pragma language=restore
#define __UNALIGNED_UINT32(PTR) (((struct __iar_u32 *)(PTR))->v)
#endif
#ifndef __USED
#if __ICCARM_V8
#define __USED __attribute__((used))
#else
#define __USED _Pragma("__root")
#endif
#endif
#ifndef __WEAK
#if __ICCARM_V8
#define __WEAK __attribute__((weak))
#else
#define __WEAK _Pragma("__weak")
#endif
#endif
#ifndef __ICCARM_INTRINSICS_VERSION__
#define __ICCARM_INTRINSICS_VERSION__ 0
#endif
#if __ICCARM_INTRINSICS_VERSION__ == 2
#if defined(__CLZ)
#undef __CLZ
#endif
#if defined(__REVSH)
#undef __REVSH
#endif
#if defined(__RBIT)
#undef __RBIT
#endif
#if defined(__SSAT)
#undef __SSAT
#endif
#if defined(__USAT)
#undef __USAT
#endif
#include "iccarm_builtin.h"
#define __disable_fault_irq __iar_builtin_disable_fiq
#define __disable_irq __iar_builtin_disable_interrupt
#define __enable_fault_irq __iar_builtin_enable_fiq
#define __enable_irq __iar_builtin_enable_interrupt
#define __arm_rsr __iar_builtin_rsr
#define __arm_wsr __iar_builtin_wsr
#define __get_APSR() (__arm_rsr("APSR"))
#define __get_BASEPRI() (__arm_rsr("BASEPRI"))
#define __get_CONTROL() (__arm_rsr("CONTROL"))
#define __get_FAULTMASK() (__arm_rsr("FAULTMASK"))
#if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
(defined (__FPU_USED ) && (__FPU_USED == 1U)) )
#define __get_FPSCR() (__arm_rsr("FPSCR"))
#define __set_FPSCR(VALUE) (__arm_wsr("FPSCR", (VALUE)))
#else
#define __get_FPSCR() ( 0 )
#define __set_FPSCR(VALUE) ((void)VALUE)
#endif
#define __get_IPSR() (__arm_rsr("IPSR"))
#define __get_MSP() (__arm_rsr("MSP"))
#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
(!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
// without main extensions, the non-secure MSPLIM is RAZ/WI
#define __get_MSPLIM() (0U)
#else
#define __get_MSPLIM() (__arm_rsr("MSPLIM"))
#endif
#define __get_PRIMASK() (__arm_rsr("PRIMASK"))
#define __get_PSP() (__arm_rsr("PSP"))
#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
(!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
// without main extensions, the non-secure PSPLIM is RAZ/WI
#define __get_PSPLIM() (0U)
#else
#define __get_PSPLIM() (__arm_rsr("PSPLIM"))
#endif
#define __get_xPSR() (__arm_rsr("xPSR"))
#define __set_BASEPRI(VALUE) (__arm_wsr("BASEPRI", (VALUE)))
#define __set_BASEPRI_MAX(VALUE) (__arm_wsr("BASEPRI_MAX", (VALUE)))
#define __set_CONTROL(VALUE) (__arm_wsr("CONTROL", (VALUE)))
#define __set_FAULTMASK(VALUE) (__arm_wsr("FAULTMASK", (VALUE)))
#define __set_MSP(VALUE) (__arm_wsr("MSP", (VALUE)))
#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
(!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
// without main extensions, the non-secure MSPLIM is RAZ/WI
#define __set_MSPLIM(VALUE) ((void)(VALUE))
#else
#define __set_MSPLIM(VALUE) (__arm_wsr("MSPLIM", (VALUE)))
#endif
#define __set_PRIMASK(VALUE) (__arm_wsr("PRIMASK", (VALUE)))
#define __set_PSP(VALUE) (__arm_wsr("PSP", (VALUE)))
#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
(!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
// without main extensions, the non-secure PSPLIM is RAZ/WI
#define __set_PSPLIM(VALUE) ((void)(VALUE))
#else
#define __set_PSPLIM(VALUE) (__arm_wsr("PSPLIM", (VALUE)))
#endif
#define __TZ_get_CONTROL_NS() (__arm_rsr("CONTROL_NS"))
#define __TZ_set_CONTROL_NS(VALUE) (__arm_wsr("CONTROL_NS", (VALUE)))
#define __TZ_get_PSP_NS() (__arm_rsr("PSP_NS"))
#define __TZ_set_PSP_NS(VALUE) (__arm_wsr("PSP_NS", (VALUE)))
#define __TZ_get_MSP_NS() (__arm_rsr("MSP_NS"))
#define __TZ_set_MSP_NS(VALUE) (__arm_wsr("MSP_NS", (VALUE)))
#define __TZ_get_SP_NS() (__arm_rsr("SP_NS"))
#define __TZ_set_SP_NS(VALUE) (__arm_wsr("SP_NS", (VALUE)))
#define __TZ_get_PRIMASK_NS() (__arm_rsr("PRIMASK_NS"))
#define __TZ_set_PRIMASK_NS(VALUE) (__arm_wsr("PRIMASK_NS", (VALUE)))
#define __TZ_get_BASEPRI_NS() (__arm_rsr("BASEPRI_NS"))
#define __TZ_set_BASEPRI_NS(VALUE) (__arm_wsr("BASEPRI_NS", (VALUE)))
#define __TZ_get_FAULTMASK_NS() (__arm_rsr("FAULTMASK_NS"))
#define __TZ_set_FAULTMASK_NS(VALUE)(__arm_wsr("FAULTMASK_NS", (VALUE)))
#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
(!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
// without main extensions, the non-secure PSPLIM is RAZ/WI
#define __TZ_get_PSPLIM_NS() (0U)
#define __TZ_set_PSPLIM_NS(VALUE) ((void)(VALUE))
#else
#define __TZ_get_PSPLIM_NS() (__arm_rsr("PSPLIM_NS"))
#define __TZ_set_PSPLIM_NS(VALUE) (__arm_wsr("PSPLIM_NS", (VALUE)))
#endif
#define __TZ_get_MSPLIM_NS() (__arm_rsr("MSPLIM_NS"))
#define __TZ_set_MSPLIM_NS(VALUE) (__arm_wsr("MSPLIM_NS", (VALUE)))
#define __NOP __iar_builtin_no_operation
#define __CLZ __iar_builtin_CLZ
#define __CLREX __iar_builtin_CLREX
#define __DMB __iar_builtin_DMB
#define __DSB __iar_builtin_DSB
#define __ISB __iar_builtin_ISB
#define __LDREXB __iar_builtin_LDREXB
#define __LDREXH __iar_builtin_LDREXH
#define __LDREXW __iar_builtin_LDREX
#define __RBIT __iar_builtin_RBIT
#define __REV __iar_builtin_REV
#define __REV16 __iar_builtin_REV16
__IAR_FT int16_t __REVSH(int16_t val)
{
return (int16_t) __iar_builtin_REVSH(val);
}
#define __ROR __iar_builtin_ROR
#define __RRX __iar_builtin_RRX
#define __SEV __iar_builtin_SEV
#if !__IAR_M0_FAMILY
#define __SSAT __iar_builtin_SSAT
#endif
#define __STREXB __iar_builtin_STREXB
#define __STREXH __iar_builtin_STREXH
#define __STREXW __iar_builtin_STREX
#if !__IAR_M0_FAMILY
#define __USAT __iar_builtin_USAT
#endif
#define __WFE __iar_builtin_WFE
#define __WFI __iar_builtin_WFI
#if __ARM_MEDIA__
#define __SADD8 __iar_builtin_SADD8
#define __QADD8 __iar_builtin_QADD8
#define __SHADD8 __iar_builtin_SHADD8
#define __UADD8 __iar_builtin_UADD8
#define __UQADD8 __iar_builtin_UQADD8
#define __UHADD8 __iar_builtin_UHADD8
#define __SSUB8 __iar_builtin_SSUB8
#define __QSUB8 __iar_builtin_QSUB8
#define __SHSUB8 __iar_builtin_SHSUB8
#define __USUB8 __iar_builtin_USUB8
#define __UQSUB8 __iar_builtin_UQSUB8
#define __UHSUB8 __iar_builtin_UHSUB8
#define __SADD16 __iar_builtin_SADD16
#define __QADD16 __iar_builtin_QADD16
#define __SHADD16 __iar_builtin_SHADD16
#define __UADD16 __iar_builtin_UADD16
#define __UQADD16 __iar_builtin_UQADD16
#define __UHADD16 __iar_builtin_UHADD16
#define __SSUB16 __iar_builtin_SSUB16
#define __QSUB16 __iar_builtin_QSUB16
#define __SHSUB16 __iar_builtin_SHSUB16
#define __USUB16 __iar_builtin_USUB16
#define __UQSUB16 __iar_builtin_UQSUB16
#define __UHSUB16 __iar_builtin_UHSUB16
#define __SASX __iar_builtin_SASX
#define __QASX __iar_builtin_QASX
#define __SHASX __iar_builtin_SHASX
#define __UASX __iar_builtin_UASX
#define __UQASX __iar_builtin_UQASX
#define __UHASX __iar_builtin_UHASX
#define __SSAX __iar_builtin_SSAX
#define __QSAX __iar_builtin_QSAX
#define __SHSAX __iar_builtin_SHSAX
#define __USAX __iar_builtin_USAX
#define __UQSAX __iar_builtin_UQSAX
#define __UHSAX __iar_builtin_UHSAX
#define __USAD8 __iar_builtin_USAD8
#define __USADA8 __iar_builtin_USADA8
#define __SSAT16 __iar_builtin_SSAT16
#define __USAT16 __iar_builtin_USAT16
#define __UXTB16 __iar_builtin_UXTB16
#define __UXTAB16 __iar_builtin_UXTAB16
#define __SXTB16 __iar_builtin_SXTB16
#define __SXTAB16 __iar_builtin_SXTAB16
#define __SMUAD __iar_builtin_SMUAD
#define __SMUADX __iar_builtin_SMUADX
#define __SMMLA __iar_builtin_SMMLA
#define __SMLAD __iar_builtin_SMLAD
#define __SMLADX __iar_builtin_SMLADX
#define __SMLALD __iar_builtin_SMLALD
#define __SMLALDX __iar_builtin_SMLALDX
#define __SMUSD __iar_builtin_SMUSD
#define __SMUSDX __iar_builtin_SMUSDX
#define __SMLSD __iar_builtin_SMLSD
#define __SMLSDX __iar_builtin_SMLSDX
#define __SMLSLD __iar_builtin_SMLSLD
#define __SMLSLDX __iar_builtin_SMLSLDX
#define __SEL __iar_builtin_SEL
#define __QADD __iar_builtin_QADD
#define __QSUB __iar_builtin_QSUB
#define __PKHBT __iar_builtin_PKHBT
#define __PKHTB __iar_builtin_PKHTB
#endif
#else /* __ICCARM_INTRINSICS_VERSION__ == 2 */
#if __IAR_M0_FAMILY
/* Avoid clash between intrinsics.h and arm_math.h when compiling for Cortex-M0. */
#define __CLZ __cmsis_iar_clz_not_active
#define __SSAT __cmsis_iar_ssat_not_active
#define __USAT __cmsis_iar_usat_not_active
#define __RBIT __cmsis_iar_rbit_not_active
#define __get_APSR __cmsis_iar_get_APSR_not_active
#endif
#if (!((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
(defined (__FPU_USED ) && (__FPU_USED == 1U)) ))
#define __get_FPSCR __cmsis_iar_get_FPSR_not_active
#define __set_FPSCR __cmsis_iar_set_FPSR_not_active
#endif
#ifdef __INTRINSICS_INCLUDED
#error intrinsics.h is already included previously!
#endif
#include <intrinsics.h>
#if __IAR_M0_FAMILY
/* Avoid clash between intrinsics.h and arm_math.h when compiling for Cortex-M0. */
#undef __CLZ
#undef __SSAT
#undef __USAT
#undef __RBIT
#undef __get_APSR
__STATIC_INLINE uint8_t __CLZ(uint32_t data)
{
if (data == 0U) { return 32U; }
uint32_t count = 0U;
uint32_t mask = 0x80000000U;
while ((data & mask) == 0U)
{
count += 1U;
mask = mask >> 1U;
}
return count;
}
__STATIC_INLINE uint32_t __RBIT(uint32_t v)
{
uint8_t sc = 31U;
uint32_t r = v;
for (v >>= 1U; v; v >>= 1U)
{
r <<= 1U;
r |= v & 1U;
sc--;
}
return (r << sc);
}
__STATIC_INLINE uint32_t __get_APSR(void)
{
uint32_t res;
__asm("MRS %0,APSR" : "=r" (res));
return res;
}
#endif
#if (!((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
(defined (__FPU_USED ) && (__FPU_USED == 1U)) ))
#undef __get_FPSCR
#undef __set_FPSCR
#define __get_FPSCR() (0)
#define __set_FPSCR(VALUE) ((void)VALUE)
#endif
#pragma diag_suppress=Pe940
#pragma diag_suppress=Pe177
#define __enable_irq __enable_interrupt
#define __disable_irq __disable_interrupt
#define __NOP __no_operation
#define __get_xPSR __get_PSR
#if (!defined(__ARM_ARCH_6M__) || __ARM_ARCH_6M__==0)
__IAR_FT uint32_t __LDREXW(uint32_t volatile *ptr)
{
return __LDREX((unsigned long *)ptr);
}
__IAR_FT uint32_t __STREXW(uint32_t value, uint32_t volatile *ptr)
{
return __STREX(value, (unsigned long *)ptr);
}
#endif
/* __CORTEX_M is defined in core_cm0.h, core_cm3.h and core_cm4.h. */
#if (__CORTEX_M >= 0x03)
__IAR_FT uint32_t __RRX(uint32_t value)
{
uint32_t result;
__ASM("RRX %0, %1" : "=r"(result) : "r" (value) : "cc");
return(result);
}
__IAR_FT void __set_BASEPRI_MAX(uint32_t value)
{
__asm volatile("MSR BASEPRI_MAX,%0"::"r" (value));
}
#define __enable_fault_irq __enable_fiq
#define __disable_fault_irq __disable_fiq
#endif /* (__CORTEX_M >= 0x03) */
__IAR_FT uint32_t __ROR(uint32_t op1, uint32_t op2)
{
return (op1 >> op2) | (op1 << ((sizeof(op1)*8)-op2));
}
#if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
(defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) )
__IAR_FT uint32_t __get_MSPLIM(void)
{
uint32_t res;
#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
(!defined (__ARM_FEATURE_CMSE ) || (__ARM_FEATURE_CMSE < 3)))
// without main extensions, the non-secure MSPLIM is RAZ/WI
res = 0U;
#else
__asm volatile("MRS %0,MSPLIM" : "=r" (res));
#endif
return res;
}
__IAR_FT void __set_MSPLIM(uint32_t value)
{
#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
(!defined (__ARM_FEATURE_CMSE ) || (__ARM_FEATURE_CMSE < 3)))
// without main extensions, the non-secure MSPLIM is RAZ/WI
(void)value;
#else
__asm volatile("MSR MSPLIM,%0" :: "r" (value));
#endif
}
__IAR_FT uint32_t __get_PSPLIM(void)
{
uint32_t res;
#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
(!defined (__ARM_FEATURE_CMSE ) || (__ARM_FEATURE_CMSE < 3)))
// without main extensions, the non-secure PSPLIM is RAZ/WI
res = 0U;
#else
__asm volatile("MRS %0,PSPLIM" : "=r" (res));
#endif
return res;
}
__IAR_FT void __set_PSPLIM(uint32_t value)
{
#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
(!defined (__ARM_FEATURE_CMSE ) || (__ARM_FEATURE_CMSE < 3)))
// without main extensions, the non-secure PSPLIM is RAZ/WI
(void)value;
#else
__asm volatile("MSR PSPLIM,%0" :: "r" (value));
#endif
}
__IAR_FT uint32_t __TZ_get_CONTROL_NS(void)
{
uint32_t res;
__asm volatile("MRS %0,CONTROL_NS" : "=r" (res));
return res;
}
__IAR_FT void __TZ_set_CONTROL_NS(uint32_t value)
{
__asm volatile("MSR CONTROL_NS,%0" :: "r" (value));
}
__IAR_FT uint32_t __TZ_get_PSP_NS(void)
{
uint32_t res;
__asm volatile("MRS %0,PSP_NS" : "=r" (res));
return res;
}
__IAR_FT void __TZ_set_PSP_NS(uint32_t value)
{
__asm volatile("MSR PSP_NS,%0" :: "r" (value));
}
__IAR_FT uint32_t __TZ_get_MSP_NS(void)
{
uint32_t res;
__asm volatile("MRS %0,MSP_NS" : "=r" (res));
return res;
}
__IAR_FT void __TZ_set_MSP_NS(uint32_t value)
{
__asm volatile("MSR MSP_NS,%0" :: "r" (value));
}
__IAR_FT uint32_t __TZ_get_SP_NS(void)
{
uint32_t res;
__asm volatile("MRS %0,SP_NS" : "=r" (res));
return res;
}
__IAR_FT void __TZ_set_SP_NS(uint32_t value)
{
__asm volatile("MSR SP_NS,%0" :: "r" (value));
}
__IAR_FT uint32_t __TZ_get_PRIMASK_NS(void)
{
uint32_t res;
__asm volatile("MRS %0,PRIMASK_NS" : "=r" (res));
return res;
}
__IAR_FT void __TZ_set_PRIMASK_NS(uint32_t value)
{
__asm volatile("MSR PRIMASK_NS,%0" :: "r" (value));
}
__IAR_FT uint32_t __TZ_get_BASEPRI_NS(void)
{
uint32_t res;
__asm volatile("MRS %0,BASEPRI_NS" : "=r" (res));
return res;
}
__IAR_FT void __TZ_set_BASEPRI_NS(uint32_t value)
{
__asm volatile("MSR BASEPRI_NS,%0" :: "r" (value));
}
__IAR_FT uint32_t __TZ_get_FAULTMASK_NS(void)
{
uint32_t res;
__asm volatile("MRS %0,FAULTMASK_NS" : "=r" (res));
return res;
}
__IAR_FT void __TZ_set_FAULTMASK_NS(uint32_t value)
{
__asm volatile("MSR FAULTMASK_NS,%0" :: "r" (value));
}
__IAR_FT uint32_t __TZ_get_PSPLIM_NS(void)
{
uint32_t res;
#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
(!defined (__ARM_FEATURE_CMSE ) || (__ARM_FEATURE_CMSE < 3)))
// without main extensions, the non-secure PSPLIM is RAZ/WI
res = 0U;
#else
__asm volatile("MRS %0,PSPLIM_NS" : "=r" (res));
#endif
return res;
}
__IAR_FT void __TZ_set_PSPLIM_NS(uint32_t value)
{
#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
(!defined (__ARM_FEATURE_CMSE ) || (__ARM_FEATURE_CMSE < 3)))
// without main extensions, the non-secure PSPLIM is RAZ/WI
(void)value;
#else
__asm volatile("MSR PSPLIM_NS,%0" :: "r" (value));
#endif
}
__IAR_FT uint32_t __TZ_get_MSPLIM_NS(void)
{
uint32_t res;
__asm volatile("MRS %0,MSPLIM_NS" : "=r" (res));
return res;
}
__IAR_FT void __TZ_set_MSPLIM_NS(uint32_t value)
{
__asm volatile("MSR MSPLIM_NS,%0" :: "r" (value));
}
#endif /* __ARM_ARCH_8M_MAIN__ or __ARM_ARCH_8M_BASE__ */
#endif /* __ICCARM_INTRINSICS_VERSION__ == 2 */
#define __BKPT(value) __asm volatile ("BKPT %0" : : "i"(value))
#if __IAR_M0_FAMILY
__STATIC_INLINE int32_t __SSAT(int32_t val, uint32_t sat)
{
if ((sat >= 1U) && (sat <= 32U))
{
const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
const int32_t min = -1 - max ;
if (val > max)
{
return max;
}
else if (val < min)
{
return min;
}
}
return val;
}
__STATIC_INLINE uint32_t __USAT(int32_t val, uint32_t sat)
{
if (sat <= 31U)
{
const uint32_t max = ((1U << sat) - 1U);
if (val > (int32_t)max)
{
return max;
}
else if (val < 0)
{
return 0U;
}
}
return (uint32_t)val;
}
#endif
#if (__CORTEX_M >= 0x03) /* __CORTEX_M is defined in core_cm0.h, core_cm3.h and core_cm4.h. */
__IAR_FT uint8_t __LDRBT(volatile uint8_t *addr)
{
uint32_t res;
__ASM("LDRBT %0, [%1]" : "=r" (res) : "r" (addr) : "memory");
return ((uint8_t)res);
}
__IAR_FT uint16_t __LDRHT(volatile uint16_t *addr)
{
uint32_t res;
__ASM("LDRHT %0, [%1]" : "=r" (res) : "r" (addr) : "memory");
return ((uint16_t)res);
}
__IAR_FT uint32_t __LDRT(volatile uint32_t *addr)
{
uint32_t res;
__ASM("LDRT %0, [%1]" : "=r" (res) : "r" (addr) : "memory");
return res;
}
__IAR_FT void __STRBT(uint8_t value, volatile uint8_t *addr)
{
__ASM("STRBT %1, [%0]" : : "r" (addr), "r" ((uint32_t)value) : "memory");
}
__IAR_FT void __STRHT(uint16_t value, volatile uint16_t *addr)
{
__ASM("STRHT %1, [%0]" : : "r" (addr), "r" ((uint32_t)value) : "memory");
}
__IAR_FT void __STRT(uint32_t value, volatile uint32_t *addr)
{
__ASM("STRT %1, [%0]" : : "r" (addr), "r" (value) : "memory");
}
#endif /* (__CORTEX_M >= 0x03) */
#if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
(defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) )
__IAR_FT uint8_t __LDAB(volatile uint8_t *ptr)
{
uint32_t res;
__ASM volatile ("LDAB %0, [%1]" : "=r" (res) : "r" (ptr) : "memory");
return ((uint8_t)res);
}
__IAR_FT uint16_t __LDAH(volatile uint16_t *ptr)
{
uint32_t res;
__ASM volatile ("LDAH %0, [%1]" : "=r" (res) : "r" (ptr) : "memory");
return ((uint16_t)res);
}
__IAR_FT uint32_t __LDA(volatile uint32_t *ptr)
{
uint32_t res;
__ASM volatile ("LDA %0, [%1]" : "=r" (res) : "r" (ptr) : "memory");
return res;
}
__IAR_FT void __STLB(uint8_t value, volatile uint8_t *ptr)
{
__ASM volatile ("STLB %1, [%0]" :: "r" (ptr), "r" (value) : "memory");
}
__IAR_FT void __STLH(uint16_t value, volatile uint16_t *ptr)
{
__ASM volatile ("STLH %1, [%0]" :: "r" (ptr), "r" (value) : "memory");
}
__IAR_FT void __STL(uint32_t value, volatile uint32_t *ptr)
{
__ASM volatile ("STL %1, [%0]" :: "r" (ptr), "r" (value) : "memory");
}
__IAR_FT uint8_t __LDAEXB(volatile uint8_t *ptr)
{
uint32_t res;
__ASM volatile ("LDAEXB %0, [%1]" : "=r" (res) : "r" (ptr) : "memory");
return ((uint8_t)res);
}
__IAR_FT uint16_t __LDAEXH(volatile uint16_t *ptr)
{
uint32_t res;
__ASM volatile ("LDAEXH %0, [%1]" : "=r" (res) : "r" (ptr) : "memory");
return ((uint16_t)res);
}
__IAR_FT uint32_t __LDAEX(volatile uint32_t *ptr)
{
uint32_t res;
__ASM volatile ("LDAEX %0, [%1]" : "=r" (res) : "r" (ptr) : "memory");
return res;
}
__IAR_FT uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)
{
uint32_t res;
__ASM volatile ("STLEXB %0, %2, [%1]" : "=r" (res) : "r" (ptr), "r" (value) : "memory");
return res;
}
__IAR_FT uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)
{
uint32_t res;
__ASM volatile ("STLEXH %0, %2, [%1]" : "=r" (res) : "r" (ptr), "r" (value) : "memory");
return res;
}
__IAR_FT uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)
{
uint32_t res;
__ASM volatile ("STLEX %0, %2, [%1]" : "=r" (res) : "r" (ptr), "r" (value) : "memory");
return res;
}
#endif /* __ARM_ARCH_8M_MAIN__ or __ARM_ARCH_8M_BASE__ */
#undef __IAR_FT
#undef __IAR_M0_FAMILY
#undef __ICCARM_V8
#pragma diag_default=Pe940
#pragma diag_default=Pe177
#endif /* __CMSIS_ICCARM_H__ */

39
Versuch1/Drivers/CMSIS/Include/cmsis_version.h Normal file
View File

@ -0,0 +1,39 @@
/**************************************************************************//**
* @file cmsis_version.h
* @brief CMSIS Core(M) Version definitions
* @version V5.0.2
* @date 19. April 2017
******************************************************************************/
/*
* Copyright (c) 2009-2017 ARM Limited. All rights reserved.
*
* SPDX-License-Identifier: Apache-2.0
*
* Licensed under the Apache License, Version 2.0 (the License); you may
* not use this file except in compliance with the License.
* You may obtain a copy of the License at
*
* www.apache.org/licenses/LICENSE-2.0
*
* Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an AS IS BASIS, WITHOUT
* WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
* See the License for the specific language governing permissions and
* limitations under the License.
*/
#if defined ( __ICCARM__ )
#pragma system_include /* treat file as system include file for MISRA check */
#elif defined (__clang__)
#pragma clang system_header /* treat file as system include file */
#endif
#ifndef __CMSIS_VERSION_H
#define __CMSIS_VERSION_H
/* CMSIS Version definitions */
#define __CM_CMSIS_VERSION_MAIN ( 5U) /*!< [31:16] CMSIS Core(M) main version */
#define __CM_CMSIS_VERSION_SUB ( 1U) /*!< [15:0] CMSIS Core(M) sub version */
#define __CM_CMSIS_VERSION ((__CM_CMSIS_VERSION_MAIN << 16U) | \
__CM_CMSIS_VERSION_SUB ) /*!< CMSIS Core(M) version number */
#endif

1918
Versuch1/Drivers/CMSIS/Include/core_armv8mbl.h Normal file
View File

File diff suppressed because it is too large Load Diff

2927
Versuch1/Drivers/CMSIS/Include/core_armv8mml.h Normal file
View File

File diff suppressed because it is too large Load Diff

949
Versuch1/Drivers/CMSIS/Include/core_cm0.h Normal file
View File

@ -0,0 +1,949 @@
/**************************************************************************//**
* @file core_cm0.h
* @brief CMSIS Cortex-M0 Core Peripheral Access Layer Header File
* @version V5.0.5
* @date 28. May 2018
******************************************************************************/
/*
* Copyright (c) 2009-2018 Arm Limited. All rights reserved.
*
* SPDX-License-Identifier: Apache-2.0
*
* Licensed under the Apache License, Version 2.0 (the License); you may
* not use this file except in compliance with the License.
* You may obtain a copy of the License at
*
* www.apache.org/licenses/LICENSE-2.0
*
* Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an AS IS BASIS, WITHOUT
* WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
* See the License for the specific language governing permissions and
* limitations under the License.
*/
#if defined ( __ICCARM__ )
#pragma system_include /* treat file as system include file for MISRA check */
#elif defined (__clang__)
#pragma clang system_header /* treat file as system include file */
#endif
#ifndef __CORE_CM0_H_GENERIC
#define __CORE_CM0_H_GENERIC
#include <stdint.h>
#ifdef __cplusplus
extern "C" {
#endif
/**
\page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions
CMSIS violates the following MISRA-C:2004 rules:
\li Required Rule 8.5, object/function definition in header file.<br>
Function definitions in header files are used to allow 'inlining'.
\li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
Unions are used for effective representation of core registers.
\li Advisory Rule 19.7, Function-like macro defined.<br>
Function-like macros are used to allow more efficient code.
*/
/*******************************************************************************
* CMSIS definitions
******************************************************************************/
/**
\ingroup Cortex_M0
@{
*/
#include "cmsis_version.h"
/* CMSIS CM0 definitions */
#define __CM0_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) /*!< \deprecated [31:16] CMSIS HAL main version */
#define __CM0_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB) /*!< \deprecated [15:0] CMSIS HAL sub version */
#define __CM0_CMSIS_VERSION ((__CM0_CMSIS_VERSION_MAIN << 16U) | \
__CM0_CMSIS_VERSION_SUB ) /*!< \deprecated CMSIS HAL version number */
#define __CORTEX_M (0U) /*!< Cortex-M Core */
/** __FPU_USED indicates whether an FPU is used or not.
This core does not support an FPU at all
*/
#define __FPU_USED 0U
#if defined ( __CC_ARM )
#if defined __TARGET_FPU_VFP
#error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
#endif
#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
#if defined __ARM_PCS_VFP
#error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
#endif
#elif defined ( __GNUC__ )
#if defined (__VFP_FP__) && !defined(__SOFTFP__)
#error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
#endif
#elif defined ( __ICCARM__ )
#if defined __ARMVFP__
#error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
#endif
#elif defined ( __TI_ARM__ )
#if defined __TI_VFP_SUPPORT__
#error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
#endif
#elif defined ( __TASKING__ )
#if defined __FPU_VFP__
#error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
#endif
#elif defined ( __CSMC__ )
#if ( __CSMC__ & 0x400U)
#error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
#endif
#endif
#include "cmsis_compiler.h" /* CMSIS compiler specific defines */
#ifdef __cplusplus
}
#endif
#endif /* __CORE_CM0_H_GENERIC */
#ifndef __CMSIS_GENERIC
#ifndef __CORE_CM0_H_DEPENDANT
#define __CORE_CM0_H_DEPENDANT
#ifdef __cplusplus
extern "C" {
#endif
/* check device defines and use defaults */
#if defined __CHECK_DEVICE_DEFINES
#ifndef __CM0_REV
#define __CM0_REV 0x0000U
#warning "__CM0_REV not defined in device header file; using default!"
#endif
#ifndef __NVIC_PRIO_BITS
#define __NVIC_PRIO_BITS 2U
#warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
#endif
#ifndef __Vendor_SysTickConfig
#define __Vendor_SysTickConfig 0U
#warning "__Vendor_SysTickConfig not defined in device header file; using default!"
#endif
#endif
/* IO definitions (access restrictions to peripheral registers) */
/**
\defgroup CMSIS_glob_defs CMSIS Global Defines
<strong>IO Type Qualifiers</strong> are used
\li to specify the access to peripheral variables.
\li for automatic generation of peripheral register debug information.
*/
#ifdef __cplusplus
#define __I volatile /*!< Defines 'read only' permissions */
#else
#define __I volatile const /*!< Defines 'read only' permissions */
#endif
#define __O volatile /*!< Defines 'write only' permissions */
#define __IO volatile /*!< Defines 'read / write' permissions */
/* following defines should be used for structure members */
#define __IM volatile const /*! Defines 'read only' structure member permissions */
#define __OM volatile /*! Defines 'write only' structure member permissions */
#define __IOM volatile /*! Defines 'read / write' structure member permissions */
/*@} end of group Cortex_M0 */
/*******************************************************************************
* Register Abstraction
Core Register contain:
- Core Register
- Core NVIC Register
- Core SCB Register
- Core SysTick Register
******************************************************************************/
/**
\defgroup CMSIS_core_register Defines and Type Definitions
\brief Type definitions and defines for Cortex-M processor based devices.
*/
/**
\ingroup CMSIS_core_register
\defgroup CMSIS_CORE Status and Control Registers
\brief Core Register type definitions.
@{
*/
/**
\brief Union type to access the Application Program Status Register (APSR).
*/
typedef union
{
struct
{
uint32_t _reserved0:28; /*!< bit: 0..27 Reserved */
uint32_t V:1; /*!< bit: 28 Overflow condition code flag */
uint32_t C:1; /*!< bit: 29 Carry condition code flag */
uint32_t Z:1; /*!< bit: 30 Zero condition code flag */
uint32_t N:1; /*!< bit: 31 Negative condition code flag */
} b; /*!< Structure used for bit access */
uint32_t w; /*!< Type used for word access */
} APSR_Type;
/* APSR Register Definitions */
#define APSR_N_Pos 31U /*!< APSR: N Position */
#define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */
#define APSR_Z_Pos 30U /*!< APSR: Z Position */
#define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */
#define APSR_C_Pos 29U /*!< APSR: C Position */
#define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */
#define APSR_V_Pos 28U /*!< APSR: V Position */
#define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */
/**
\brief Union type to access the Interrupt Program Status Register (IPSR).
*/
typedef union
{
struct
{
uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */
uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */
} b; /*!< Structure used for bit access */
uint32_t w; /*!< Type used for word access */
} IPSR_Type;
/* IPSR Register Definitions */
#define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */
#define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */
/**
\brief Union type to access the Special-Purpose Program Status Registers (xPSR).
*/
typedef union
{
struct
{
uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */
uint32_t _reserved0:15; /*!< bit: 9..23 Reserved */
uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */
uint32_t _reserved1:3; /*!< bit: 25..27 Reserved */
uint32_t V:1; /*!< bit: 28 Overflow condition code flag */
uint32_t C:1; /*!< bit: 29 Carry condition code flag */
uint32_t Z:1; /*!< bit: 30 Zero condition code flag */
uint32_t N:1; /*!< bit: 31 Negative condition code flag */
} b; /*!< Structure used for bit access */
uint32_t w; /*!< Type used for word access */
} xPSR_Type;
/* xPSR Register Definitions */
#define xPSR_N_Pos 31U /*!< xPSR: N Position */
#define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */
#define xPSR_Z_Pos 30U /*!< xPSR: Z Position */
#define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */
#define xPSR_C_Pos 29U /*!< xPSR: C Position */
#define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */
#define xPSR_V_Pos 28U /*!< xPSR: V Position */
#define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */
#define xPSR_T_Pos 24U /*!< xPSR: T Position */
#define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */
#define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */
#define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */
/**
\brief Union type to access the Control Registers (CONTROL).
*/
typedef union
{
struct
{
uint32_t _reserved0:1; /*!< bit: 0 Reserved */
uint32_t SPSEL:1; /*!< bit: 1 Stack to be used */
uint32_t _reserved1:30; /*!< bit: 2..31 Reserved */
} b; /*!< Structure used for bit access */
uint32_t w; /*!< Type used for word access */
} CONTROL_Type;
/* CONTROL Register Definitions */
#define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */
#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */
/*@} end of group CMSIS_CORE */
/**
\ingroup CMSIS_core_register
\defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC)
\brief Type definitions for the NVIC Registers
@{
*/
/**
\brief Structure type to access the Nested Vectored Interrupt Controller (NVIC).
*/
typedef struct
{
__IOM uint32_t ISER[1U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */
uint32_t RESERVED0[31U];
__IOM uint32_t ICER[1U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */
uint32_t RSERVED1[31U];
__IOM uint32_t ISPR[1U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */
uint32_t RESERVED2[31U];
__IOM uint32_t ICPR[1U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */
uint32_t RESERVED3[31U];
uint32_t RESERVED4[64U];
__IOM uint32_t IP[8U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register */
} NVIC_Type;
/*@} end of group CMSIS_NVIC */
/**
\ingroup CMSIS_core_register
\defgroup CMSIS_SCB System Control Block (SCB)
\brief Type definitions for the System Control Block Registers
@{
*/
/**
\brief Structure type to access the System Control Block (SCB).
*/
typedef struct
{
__IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */
__IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */
uint32_t RESERVED0;
__IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */
__IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */
__IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */
uint32_t RESERVED1;
__IOM uint32_t SHP[2U]; /*!< Offset: 0x01C (R/W) System Handlers Priority Registers. [0] is RESERVED */
__IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */
} SCB_Type;
/* SCB CPUID Register Definitions */
#define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */
#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */
#define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */
#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */
#define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */
#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */
#define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */
#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */
#define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */
#define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */
/* SCB Interrupt Control State Register Definitions */
#define SCB_ICSR_NMIPENDSET_Pos 31U /*!< SCB ICSR: NMIPENDSET Position */
#define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /*!< SCB ICSR: NMIPENDSET Mask */
#define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */
#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */
#define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */
#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */
#define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */
#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */
#define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */
#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */
#define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */
#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */
#define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */
#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */
#define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */
#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */
#define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */
#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */
/* SCB Application Interrupt and Reset Control Register Definitions */
#define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */
#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */
#define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */
#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */
#define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */
#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */
#define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */
#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */
#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */
#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */
/* SCB System Control Register Definitions */
#define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */
#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */
#define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */
#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */
#define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */
#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */
/* SCB Configuration Control Register Definitions */
#define SCB_CCR_STKALIGN_Pos 9U /*!< SCB CCR: STKALIGN Position */
#define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /*!< SCB CCR: STKALIGN Mask */
#define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */
#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */
/* SCB System Handler Control and State Register Definitions */
#define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */
#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */
/*@} end of group CMSIS_SCB */
/**
\ingroup CMSIS_core_register
\defgroup CMSIS_SysTick System Tick Timer (SysTick)
\brief Type definitions for the System Timer Registers.
@{
*/
/**
\brief Structure type to access the System Timer (SysTick).
*/
typedef struct
{
__IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */
__IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */
__IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */
__IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */
} SysTick_Type;
/* SysTick Control / Status Register Definitions */
#define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */
#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */
#define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */
#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */
#define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */
#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */
#define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */
#define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */
/* SysTick Reload Register Definitions */
#define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */
#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */
/* SysTick Current Register Definitions */
#define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */
#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */
/* SysTick Calibration Register Definitions */
#define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */
#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */
#define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */
#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */
#define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */
#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */
/*@} end of group CMSIS_SysTick */
/**
\ingroup CMSIS_core_register
\defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug)
\brief Cortex-M0 Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not via processor.
Therefore they are not covered by the Cortex-M0 header file.
@{
*/
/*@} end of group CMSIS_CoreDebug */
/**
\ingroup CMSIS_core_register
\defgroup CMSIS_core_bitfield Core register bit field macros
\brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
@{
*/
/**
\brief Mask and shift a bit field value for use in a register bit range.
\param[in] field Name of the register bit field.
\param[in] value Value of the bit field. This parameter is interpreted as an uint32_t type.
\return Masked and shifted value.
*/
#define _VAL2FLD(field, value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
/**
\brief Mask and shift a register value to extract a bit filed value.
\param[in] field Name of the register bit field.
\param[in] value Value of register. This parameter is interpreted as an uint32_t type.
\return Masked and shifted bit field value.
*/
#define _FLD2VAL(field, value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
/*@} end of group CMSIS_core_bitfield */
/**
\ingroup CMSIS_core_register
\defgroup CMSIS_core_base Core Definitions
\brief Definitions for base addresses, unions, and structures.
@{
*/
/* Memory mapping of Core Hardware */
#define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */
#define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */
#define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */
#define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */
#define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */
#define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */
#define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */
/*@} */
/*******************************************************************************
* Hardware Abstraction Layer
Core Function Interface contains:
- Core NVIC Functions
- Core SysTick Functions
- Core Register Access Functions
******************************************************************************/
/**
\defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
*/
/* ########################## NVIC functions #################################### */
/**
\ingroup CMSIS_Core_FunctionInterface
\defgroup CMSIS_Core_NVICFunctions NVIC Functions
\brief Functions that manage interrupts and exceptions via the NVIC.
@{
*/
#ifdef CMSIS_NVIC_VIRTUAL
#ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
#define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
#endif
#include CMSIS_NVIC_VIRTUAL_HEADER_FILE
#else
#define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping
#define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping
#define NVIC_EnableIRQ __NVIC_EnableIRQ
#define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ
#define NVIC_DisableIRQ __NVIC_DisableIRQ
#define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ
#define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ
#define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ
/*#define NVIC_GetActive __NVIC_GetActive not available for Cortex-M0 */
#define NVIC_SetPriority __NVIC_SetPriority
#define NVIC_GetPriority __NVIC_GetPriority
#define NVIC_SystemReset __NVIC_SystemReset
#endif /* CMSIS_NVIC_VIRTUAL */
#ifdef CMSIS_VECTAB_VIRTUAL
#ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
#define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
#endif
#include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
#else
#define NVIC_SetVector __NVIC_SetVector
#define NVIC_GetVector __NVIC_GetVector
#endif /* (CMSIS_VECTAB_VIRTUAL) */
#define NVIC_USER_IRQ_OFFSET 16
/* The following EXC_RETURN values are saved the LR on exception entry */
#define EXC_RETURN_HANDLER (0xFFFFFFF1UL) /* return to Handler mode, uses MSP after return */
#define EXC_RETURN_THREAD_MSP (0xFFFFFFF9UL) /* return to Thread mode, uses MSP after return */
#define EXC_RETURN_THREAD_PSP (0xFFFFFFFDUL) /* return to Thread mode, uses PSP after return */
/* Interrupt Priorities are WORD accessible only under Armv6-M */
/* The following MACROS handle generation of the register offset and byte masks */
#define _BIT_SHIFT(IRQn) ( ((((uint32_t)(int32_t)(IRQn)) ) & 0x03UL) * 8UL)
#define _SHP_IDX(IRQn) ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >> 2UL) )
#define _IP_IDX(IRQn) ( (((uint32_t)(int32_t)(IRQn)) >> 2UL) )
#define __NVIC_SetPriorityGrouping(X) (void)(X)
#define __NVIC_GetPriorityGrouping() (0U)
/**
\brief Enable Interrupt
\details Enables a device specific interrupt in the NVIC interrupt controller.
\param [in] IRQn Device specific interrupt number.
\note IRQn must not be negative.
*/
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
if ((int32_t)(IRQn) >= 0)
{
NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
}
}
/**
\brief Get Interrupt Enable status
\details Returns a device specific interrupt enable status from the NVIC interrupt controller.
\param [in] IRQn Device specific interrupt number.
\return 0 Interrupt is not enabled.
\return 1 Interrupt is enabled.
\note IRQn must not be negative.
*/
__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
{
if ((int32_t)(IRQn) >= 0)
{
return((uint32_t)(((NVIC->ISER[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
}
else
{
return(0U);
}
}
/**
\brief Disable Interrupt
\details Disables a device specific interrupt in the NVIC interrupt controller.
\param [in] IRQn Device specific interrupt number.
\note IRQn must not be negative.
*/
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
if ((int32_t)(IRQn) >= 0)
{
NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
__DSB();
__ISB();
}
}
/**
\brief Get Pending Interrupt
\details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt.
\param [in] IRQn Device specific interrupt number.
\return 0 Interrupt status is not pending.
\return 1 Interrupt status is pending.
\note IRQn must not be negative.
*/
__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
{
if ((int32_t)(IRQn) >= 0)
{
return((uint32_t)(((NVIC->ISPR[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
}
else
{
return(0U);
}
}
/**
\brief Set Pending Interrupt
\details Sets the pending bit of a device specific interrupt in the NVIC pending register.
\param [in] IRQn Device specific interrupt number.
\note IRQn must not be negative.
*/
__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
if ((int32_t)(IRQn) >= 0)
{
NVIC->ISPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
}
}
/**
\brief Clear Pending Interrupt
\details Clears the pending bit of a device specific interrupt in the NVIC pending register.
\param [in] IRQn Device specific interrupt number.
\note IRQn must not be negative.
*/
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
if ((int32_t)(IRQn) >= 0)
{
NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
}
}
/**
\brief Set Interrupt Priority
\details Sets the priority of a device specific interrupt or a processor exception.
The interrupt number can be positive to specify a device specific interrupt,
or negative to specify a processor exception.
\param [in] IRQn Interrupt number.
\param [in] priority Priority to set.
\note The priority cannot be set for every processor exception.
*/
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
if ((int32_t)(IRQn) >= 0)
{
NVIC->IP[_IP_IDX(IRQn)] = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
(((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
}
else
{
SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
(((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
}
}
/**
\brief Get Interrupt Priority
\details Reads the priority of a device specific interrupt or a processor exception.
The interrupt number can be positive to specify a device specific interrupt,
or negative to specify a processor exception.
\param [in] IRQn Interrupt number.
\return Interrupt Priority.
Value is aligned automatically to the implemented priority bits of the microcontroller.
*/
__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
{
if ((int32_t)(IRQn) >= 0)
{
return((uint32_t)(((NVIC->IP[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
}
else
{
return((uint32_t)(((SCB->SHP[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
}
}
/**
\brief Encode Priority
\details Encodes the priority for an interrupt with the given priority group,
preemptive priority value, and subpriority value.
In case of a conflict between priority grouping and available
priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
\param [in] PriorityGroup Used priority group.
\param [in] PreemptPriority Preemptive priority value (starting from 0).
\param [in] SubPriority Subpriority value (starting from 0).
\return Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
*/
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */
uint32_t PreemptPriorityBits;
uint32_t SubPriorityBits;
PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
return (
((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL)))
);
}
/**
\brief Decode Priority
\details Decodes an interrupt priority value with a given priority group to
preemptive priority value and subpriority value.
In case of a conflict between priority grouping and available
priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
\param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority().
\param [in] PriorityGroup Used priority group.
\param [out] pPreemptPriority Preemptive priority value (starting from 0).
\param [out] pSubPriority Subpriority value (starting from 0).
*/
__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
{
uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */
uint32_t PreemptPriorityBits;
uint32_t SubPriorityBits;
PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
*pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
*pSubPriority = (Priority ) & (uint32_t)((1UL << (SubPriorityBits )) - 1UL);
}
/**
\brief Set Interrupt Vector
\details Sets an interrupt vector in SRAM based interrupt vector table.
The interrupt number can be positive to specify a device specific interrupt,
or negative to specify a processor exception.
Address 0 must be mapped to SRAM.
\param [in] IRQn Interrupt number
\param [in] vector Address of interrupt handler function
*/
__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
{
uint32_t *vectors = (uint32_t *)0x0U;
vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
}
/**
\brief Get Interrupt Vector
\details Reads an interrupt vector from interrupt vector table.
The interrupt number can be positive to specify a device specific interrupt,
or negative to specify a processor exception.
\param [in] IRQn Interrupt number.
\return Address of interrupt handler function
*/
__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
{
uint32_t *vectors = (uint32_t *)0x0U;
return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
}
/**
\brief System Reset
\details Initiates a system reset request to reset the MCU.
*/
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
__DSB(); /* Ensure all outstanding memory accesses included
buffered write are completed before reset */
SCB->AIRCR = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
SCB_AIRCR_SYSRESETREQ_Msk);
__DSB(); /* Ensure completion of memory access */
for(;;) /* wait until reset */
{
__NOP();
}
}
/*@} end of CMSIS_Core_NVICFunctions */
/* ########################## FPU functions #################################### */
/**
\ingroup CMSIS_Core_FunctionInterface
\defgroup CMSIS_Core_FpuFunctions FPU Functions
\brief Function that provides FPU type.
@{
*/
/**
\brief get FPU type
\details returns the FPU type
\returns
- \b 0: No FPU
- \b 1: Single precision FPU
- \b 2: Double + Single precision FPU
*/
__STATIC_INLINE uint32_t SCB_GetFPUType(void)
{
return 0U; /* No FPU */
}
/*@} end of CMSIS_Core_FpuFunctions */
/* ################################## SysTick function ############################################ */
/**
\ingroup CMSIS_Core_FunctionInterface
\defgroup CMSIS_Core_SysTickFunctions SysTick Functions
\brief Functions that configure the System.
@{
*/
#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
/**
\brief System Tick Configuration
\details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
Counter is in free running mode to generate periodic interrupts.
\param [in] ticks Number of ticks between two interrupts.
\return 0 Function succeeded.
\return 1 Function failed.
\note When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
must contain a vendor-specific implementation of this function.
*/
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
{
return (1UL); /* Reload value impossible */
}
SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */
NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
SysTick->VAL = 0UL; /* Load the SysTick Counter Value */
SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |
SysTick_CTRL_TICKINT_Msk |
SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */
return (0UL); /* Function successful */
}
#endif
/*@} end of CMSIS_Core_SysTickFunctions */
#ifdef __cplusplus
}
#endif
#endif /* __CORE_CM0_H_DEPENDANT */
#endif /* __CMSIS_GENERIC */

1083
Versuch1/Drivers/CMSIS/Include/core_cm0plus.h Normal file
View File

File diff suppressed because it is too large Load Diff

976
Versuch1/Drivers/CMSIS/Include/core_cm1.h Normal file
View File

@ -0,0 +1,976 @@
/**************************************************************************//**
* @file core_cm1.h
* @brief CMSIS Cortex-M1 Core Peripheral Access Layer Header File
* @version V1.0.0
* @date 23. July 2018
******************************************************************************/
/*
* Copyright (c) 2009-2018 Arm Limited. All rights reserved.
*
* SPDX-License-Identifier: Apache-2.0
*
* Licensed under the Apache License, Version 2.0 (the License); you may
* not use this file except in compliance with the License.
* You may obtain a copy of the License at
*
* www.apache.org/licenses/LICENSE-2.0
*
* Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an AS IS BASIS, WITHOUT
* WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
* See the License for the specific language governing permissions and
* limitations under the License.
*/
#if defined ( __ICCARM__ )
#pragma system_include /* treat file as system include file for MISRA check */
#elif defined (__clang__)
#pragma clang system_header /* treat file as system include file */
#endif
#ifndef __CORE_CM1_H_GENERIC
#define __CORE_CM1_H_GENERIC
#include <stdint.h>
#ifdef __cplusplus
extern "C" {
#endif
/**
\page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions
CMSIS violates the following MISRA-C:2004 rules:
\li Required Rule 8.5, object/function definition in header file.<br>
Function definitions in header files are used to allow 'inlining'.
\li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
Unions are used for effective representation of core registers.
\li Advisory Rule 19.7, Function-like macro defined.<br>
Function-like macros are used to allow more efficient code.
*/
/*******************************************************************************
* CMSIS definitions
******************************************************************************/
/**
\ingroup Cortex_M1
@{
*/
#include "cmsis_version.h"
/* CMSIS CM1 definitions */
#define __CM1_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) /*!< \deprecated [31:16] CMSIS HAL main version */
#define __CM1_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB) /*!< \deprecated [15:0] CMSIS HAL sub version */
#define __CM1_CMSIS_VERSION ((__CM1_CMSIS_VERSION_MAIN << 16U) | \
__CM1_CMSIS_VERSION_SUB ) /*!< \deprecated CMSIS HAL version number */
#define __CORTEX_M (1U) /*!< Cortex-M Core */
/** __FPU_USED indicates whether an FPU is used or not.
This core does not support an FPU at all
*/
#define __FPU_USED 0U
#if defined ( __CC_ARM )
#if defined __TARGET_FPU_VFP
#error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
#endif
#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
#if defined __ARM_PCS_VFP
#error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
#endif
#elif defined ( __GNUC__ )
#if defined (__VFP_FP__) && !defined(__SOFTFP__)
#error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
#endif
#elif defined ( __ICCARM__ )
#if defined __ARMVFP__
#error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
#endif
#elif defined ( __TI_ARM__ )
#if defined __TI_VFP_SUPPORT__
#error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
#endif
#elif defined ( __TASKING__ )
#if defined __FPU_VFP__
#error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
#endif
#elif defined ( __CSMC__ )
#if ( __CSMC__ & 0x400U)
#error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
#endif
#endif
#include "cmsis_compiler.h" /* CMSIS compiler specific defines */
#ifdef __cplusplus
}
#endif
#endif /* __CORE_CM1_H_GENERIC */
#ifndef __CMSIS_GENERIC
#ifndef __CORE_CM1_H_DEPENDANT
#define __CORE_CM1_H_DEPENDANT
#ifdef __cplusplus
extern "C" {
#endif
/* check device defines and use defaults */
#if defined __CHECK_DEVICE_DEFINES
#ifndef __CM1_REV
#define __CM1_REV 0x0100U
#warning "__CM1_REV not defined in device header file; using default!"
#endif
#ifndef __NVIC_PRIO_BITS
#define __NVIC_PRIO_BITS 2U
#warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
#endif
#ifndef __Vendor_SysTickConfig
#define __Vendor_SysTickConfig 0U
#warning "__Vendor_SysTickConfig not defined in device header file; using default!"
#endif
#endif
/* IO definitions (access restrictions to peripheral registers) */
/**
\defgroup CMSIS_glob_defs CMSIS Global Defines
<strong>IO Type Qualifiers</strong> are used
\li to specify the access to peripheral variables.
\li for automatic generation of peripheral register debug information.
*/
#ifdef __cplusplus
#define __I volatile /*!< Defines 'read only' permissions */
#else
#define __I volatile const /*!< Defines 'read only' permissions */
#endif
#define __O volatile /*!< Defines 'write only' permissions */
#define __IO volatile /*!< Defines 'read / write' permissions */
/* following defines should be used for structure members */
#define __IM volatile const /*! Defines 'read only' structure member permissions */
#define __OM volatile /*! Defines 'write only' structure member permissions */
#define __IOM volatile /*! Defines 'read / write' structure member permissions */
/*@} end of group Cortex_M1 */
/*******************************************************************************
* Register Abstraction
Core Register contain:
- Core Register
- Core NVIC Register
- Core SCB Register
- Core SysTick Register
******************************************************************************/
/**
\defgroup CMSIS_core_register Defines and Type Definitions
\brief Type definitions and defines for Cortex-M processor based devices.
*/
/**
\ingroup CMSIS_core_register
\defgroup CMSIS_CORE Status and Control Registers
\brief Core Register type definitions.
@{
*/
/**
\brief Union type to access the Application Program Status Register (APSR).
*/
typedef union
{
struct
{
uint32_t _reserved0:28; /*!< bit: 0..27 Reserved */
uint32_t V:1; /*!< bit: 28 Overflow condition code flag */
uint32_t C:1; /*!< bit: 29 Carry condition code flag */
uint32_t Z:1; /*!< bit: 30 Zero condition code flag */
uint32_t N:1; /*!< bit: 31 Negative condition code flag */
} b; /*!< Structure used for bit access */
uint32_t w; /*!< Type used for word access */
} APSR_Type;
/* APSR Register Definitions */
#define APSR_N_Pos 31U /*!< APSR: N Position */
#define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */
#define APSR_Z_Pos 30U /*!< APSR: Z Position */
#define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */
#define APSR_C_Pos 29U /*!< APSR: C Position */
#define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */
#define APSR_V_Pos 28U /*!< APSR: V Position */
#define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */
/**
\brief Union type to access the Interrupt Program Status Register (IPSR).
*/
typedef union
{
struct
{
uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */
uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */
} b; /*!< Structure used for bit access */
uint32_t w; /*!< Type used for word access */
} IPSR_Type;
/* IPSR Register Definitions */
#define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */
#define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */
/**
\brief Union type to access the Special-Purpose Program Status Registers (xPSR).
*/
typedef union
{
struct
{
uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */
uint32_t _reserved0:15; /*!< bit: 9..23 Reserved */
uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */
uint32_t _reserved1:3; /*!< bit: 25..27 Reserved */
uint32_t V:1; /*!< bit: 28 Overflow condition code flag */
uint32_t C:1; /*!< bit: 29 Carry condition code flag */
uint32_t Z:1; /*!< bit: 30 Zero condition code flag */
uint32_t N:1; /*!< bit: 31 Negative condition code flag */
} b; /*!< Structure used for bit access */
uint32_t w; /*!< Type used for word access */
} xPSR_Type;
/* xPSR Register Definitions */
#define xPSR_N_Pos 31U /*!< xPSR: N Position */
#define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */
#define xPSR_Z_Pos 30U /*!< xPSR: Z Position */
#define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */
#define xPSR_C_Pos 29U /*!< xPSR: C Position */
#define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */
#define xPSR_V_Pos 28U /*!< xPSR: V Position */
#define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */
#define xPSR_T_Pos 24U /*!< xPSR: T Position */
#define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */
#define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */
#define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */
/**
\brief Union type to access the Control Registers (CONTROL).
*/
typedef union
{
struct
{
uint32_t _reserved0:1; /*!< bit: 0 Reserved */
uint32_t SPSEL:1; /*!< bit: 1 Stack to be used */
uint32_t _reserved1:30; /*!< bit: 2..31 Reserved */
} b; /*!< Structure used for bit access */
uint32_t w; /*!< Type used for word access */
} CONTROL_Type;
/* CONTROL Register Definitions */
#define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */
#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */
/*@} end of group CMSIS_CORE */
/**
\ingroup CMSIS_core_register
\defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC)
\brief Type definitions for the NVIC Registers
@{
*/
/**
\brief Structure type to access the Nested Vectored Interrupt Controller (NVIC).
*/
typedef struct
{
__IOM uint32_t ISER[1U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */
uint32_t RESERVED0[31U];
__IOM uint32_t ICER[1U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */
uint32_t RSERVED1[31U];
__IOM uint32_t ISPR[1U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */
uint32_t RESERVED2[31U];
__IOM uint32_t ICPR[1U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */
uint32_t RESERVED3[31U];
uint32_t RESERVED4[64U];
__IOM uint32_t IP[8U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register */
} NVIC_Type;
/*@} end of group CMSIS_NVIC */
/**
\ingroup CMSIS_core_register
\defgroup CMSIS_SCB System Control Block (SCB)
\brief Type definitions for the System Control Block Registers
@{
*/
/**
\brief Structure type to access the System Control Block (SCB).
*/
typedef struct
{
__IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */
__IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */
uint32_t RESERVED0;
__IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */
__IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */
__IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */
uint32_t RESERVED1;
__IOM uint32_t SHP[2U]; /*!< Offset: 0x01C (R/W) System Handlers Priority Registers. [0] is RESERVED */
__IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */
} SCB_Type;
/* SCB CPUID Register Definitions */
#define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */
#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */
#define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */
#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */
#define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */
#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */
#define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */
#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */
#define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */
#define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */
/* SCB Interrupt Control State Register Definitions */
#define SCB_ICSR_NMIPENDSET_Pos 31U /*!< SCB ICSR: NMIPENDSET Position */
#define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /*!< SCB ICSR: NMIPENDSET Mask */
#define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */
#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */
#define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */
#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */
#define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */
#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */
#define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */
#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */
#define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */
#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */
#define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */
#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */
#define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */
#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */
#define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */
#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */
/* SCB Application Interrupt and Reset Control Register Definitions */
#define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */
#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */
#define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */
#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */
#define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */
#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */
#define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */
#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */
#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */
#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */
/* SCB System Control Register Definitions */
#define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */
#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */
#define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */
#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */
#define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */
#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */
/* SCB Configuration Control Register Definitions */
#define SCB_CCR_STKALIGN_Pos 9U /*!< SCB CCR: STKALIGN Position */
#define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /*!< SCB CCR: STKALIGN Mask */
#define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */
#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */
/* SCB System Handler Control and State Register Definitions */
#define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */
#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */
/*@} end of group CMSIS_SCB */
/**
\ingroup CMSIS_core_register
\defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
\brief Type definitions for the System Control and ID Register not in the SCB
@{
*/
/**
\brief Structure type to access the System Control and ID Register not in the SCB.
*/
typedef struct
{
uint32_t RESERVED0[2U];
__IOM uint32_t ACTLR; /*!< Offset: 0x008 (R/W) Auxiliary Control Register */
} SCnSCB_Type;
/* Auxiliary Control Register Definitions */
#define SCnSCB_ACTLR_ITCMUAEN_Pos 4U /*!< ACTLR: Instruction TCM Upper Alias Enable Position */
#define SCnSCB_ACTLR_ITCMUAEN_Msk (1UL << SCnSCB_ACTLR_ITCMUAEN_Pos) /*!< ACTLR: Instruction TCM Upper Alias Enable Mask */
#define SCnSCB_ACTLR_ITCMLAEN_Pos 3U /*!< ACTLR: Instruction TCM Lower Alias Enable Position */
#define SCnSCB_ACTLR_ITCMLAEN_Msk (1UL << SCnSCB_ACTLR_ITCMLAEN_Pos) /*!< ACTLR: Instruction TCM Lower Alias Enable Mask */
/*@} end of group CMSIS_SCnotSCB */
/**
\ingroup CMSIS_core_register
\defgroup CMSIS_SysTick System Tick Timer (SysTick)
\brief Type definitions for the System Timer Registers.
@{
*/
/**
\brief Structure type to access the System Timer (SysTick).
*/
typedef struct
{
__IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */
__IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */
__IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */
__IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */
} SysTick_Type;
/* SysTick Control / Status Register Definitions */
#define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */
#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */
#define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */
#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */
#define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */
#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */
#define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */
#define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */
/* SysTick Reload Register Definitions */
#define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */
#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */
/* SysTick Current Register Definitions */
#define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */
#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */
/* SysTick Calibration Register Definitions */
#define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */
#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */
#define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */
#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */
#define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */
#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */
/*@} end of group CMSIS_SysTick */
/**
\ingroup CMSIS_core_register
\defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug)
\brief Cortex-M1 Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not via processor.
Therefore they are not covered by the Cortex-M1 header file.
@{
*/
/*@} end of group CMSIS_CoreDebug */
/**
\ingroup CMSIS_core_register
\defgroup CMSIS_core_bitfield Core register bit field macros
\brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
@{
*/
/**
\brief Mask and shift a bit field value for use in a register bit range.
\param[in] field Name of the register bit field.
\param[in] value Value of the bit field. This parameter is interpreted as an uint32_t type.
\return Masked and shifted value.
*/
#define _VAL2FLD(field, value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
/**
\brief Mask and shift a register value to extract a bit filed value.
\param[in] field Name of the register bit field.
\param[in] value Value of register. This parameter is interpreted as an uint32_t type.
\return Masked and shifted bit field value.
*/
#define _FLD2VAL(field, value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
/*@} end of group CMSIS_core_bitfield */
/**
\ingroup CMSIS_core_register
\defgroup CMSIS_core_base Core Definitions
\brief Definitions for base addresses, unions, and structures.
@{
*/
/* Memory mapping of Core Hardware */
#define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */
#define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */
#define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */
#define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */
#define SCnSCB ((SCnSCB_Type *) SCS_BASE ) /*!< System control Register not in SCB */
#define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */
#define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */
#define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */
/*@} */
/*******************************************************************************
* Hardware Abstraction Layer
Core Function Interface contains:
- Core NVIC Functions
- Core SysTick Functions
- Core Register Access Functions
******************************************************************************/
/**
\defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
*/
/* ########################## NVIC functions #################################### */
/**
\ingroup CMSIS_Core_FunctionInterface
\defgroup CMSIS_Core_NVICFunctions NVIC Functions
\brief Functions that manage interrupts and exceptions via the NVIC.
@{
*/
#ifdef CMSIS_NVIC_VIRTUAL
#ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
#define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
#endif
#include CMSIS_NVIC_VIRTUAL_HEADER_FILE
#else
#define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping
#define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping
#define NVIC_EnableIRQ __NVIC_EnableIRQ
#define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ
#define NVIC_DisableIRQ __NVIC_DisableIRQ
#define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ
#define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ
#define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ
/*#define NVIC_GetActive __NVIC_GetActive not available for Cortex-M1 */
#define NVIC_SetPriority __NVIC_SetPriority
#define NVIC_GetPriority __NVIC_GetPriority
#define NVIC_SystemReset __NVIC_SystemReset
#endif /* CMSIS_NVIC_VIRTUAL */
#ifdef CMSIS_VECTAB_VIRTUAL
#ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
#define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
#endif
#include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
#else
#define NVIC_SetVector __NVIC_SetVector
#define NVIC_GetVector __NVIC_GetVector
#endif /* (CMSIS_VECTAB_VIRTUAL) */
#define NVIC_USER_IRQ_OFFSET 16
/* The following EXC_RETURN values are saved the LR on exception entry */
#define EXC_RETURN_HANDLER (0xFFFFFFF1UL) /* return to Handler mode, uses MSP after return */
#define EXC_RETURN_THREAD_MSP (0xFFFFFFF9UL) /* return to Thread mode, uses MSP after return */
#define EXC_RETURN_THREAD_PSP (0xFFFFFFFDUL) /* return to Thread mode, uses PSP after return */
/* Interrupt Priorities are WORD accessible only under Armv6-M */
/* The following MACROS handle generation of the register offset and byte masks */
#define _BIT_SHIFT(IRQn) ( ((((uint32_t)(int32_t)(IRQn)) ) & 0x03UL) * 8UL)
#define _SHP_IDX(IRQn) ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >> 2UL) )
#define _IP_IDX(IRQn) ( (((uint32_t)(int32_t)(IRQn)) >> 2UL) )
#define __NVIC_SetPriorityGrouping(X) (void)(X)
#define __NVIC_GetPriorityGrouping() (0U)
/**
\brief Enable Interrupt
\details Enables a device specific interrupt in the NVIC interrupt controller.
\param [in] IRQn Device specific interrupt number.
\note IRQn must not be negative.
*/
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
if ((int32_t)(IRQn) >= 0)
{
NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
}
}
/**
\brief Get Interrupt Enable status
\details Returns a device specific interrupt enable status from the NVIC interrupt controller.
\param [in] IRQn Device specific interrupt number.
\return 0 Interrupt is not enabled.
\return 1 Interrupt is enabled.
\note IRQn must not be negative.
*/
__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
{
if ((int32_t)(IRQn) >= 0)
{
return((uint32_t)(((NVIC->ISER[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
}
else
{
return(0U);
}
}
/**
\brief Disable Interrupt
\details Disables a device specific interrupt in the NVIC interrupt controller.
\param [in] IRQn Device specific interrupt number.
\note IRQn must not be negative.
*/
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
if ((int32_t)(IRQn) >= 0)
{
NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
__DSB();
__ISB();
}
}
/**
\brief Get Pending Interrupt
\details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt.
\param [in] IRQn Device specific interrupt number.
\return 0 Interrupt status is not pending.
\return 1 Interrupt status is pending.
\note IRQn must not be negative.
*/
__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
{
if ((int32_t)(IRQn) >= 0)
{
return((uint32_t)(((NVIC->ISPR[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
}
else
{
return(0U);
}
}
/**
\brief Set Pending Interrupt
\details Sets the pending bit of a device specific interrupt in the NVIC pending register.
\param [in] IRQn Device specific interrupt number.
\note IRQn must not be negative.
*/
__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
if ((int32_t)(IRQn) >= 0)
{
NVIC->ISPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
}
}
/**
\brief Clear Pending Interrupt
\details Clears the pending bit of a device specific interrupt in the NVIC pending register.
\param [in] IRQn Device specific interrupt number.
\note IRQn must not be negative.
*/
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
if ((int32_t)(IRQn) >= 0)
{
NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
}
}
/**
\brief Set Interrupt Priority
\details Sets the priority of a device specific interrupt or a processor exception.
The interrupt number can be positive to specify a device specific interrupt,
or negative to specify a processor exception.
\param [in] IRQn Interrupt number.
\param [in] priority Priority to set.
\note The priority cannot be set for every processor exception.
*/
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
if ((int32_t)(IRQn) >= 0)
{
NVIC->IP[_IP_IDX(IRQn)] = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
(((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
}
else
{
SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
(((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
}
}
/**
\brief Get Interrupt Priority
\details Reads the priority of a device specific interrupt or a processor exception.
The interrupt number can be positive to specify a device specific interrupt,
or negative to specify a processor exception.
\param [in] IRQn Interrupt number.
\return Interrupt Priority.
Value is aligned automatically to the implemented priority bits of the microcontroller.
*/
__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
{
if ((int32_t)(IRQn) >= 0)
{
return((uint32_t)(((NVIC->IP[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
}
else
{
return((uint32_t)(((SCB->SHP[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
}
}
/**
\brief Encode Priority
\details Encodes the priority for an interrupt with the given priority group,
preemptive priority value, and subpriority value.
In case of a conflict between priority grouping and available
priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
\param [in] PriorityGroup Used priority group.
\param [in] PreemptPriority Preemptive priority value (starting from 0).
\param [in] SubPriority Subpriority value (starting from 0).
\return Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
*/
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */
uint32_t PreemptPriorityBits;
uint32_t SubPriorityBits;
PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
return (
((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL)))
);
}
/**
\brief Decode Priority
\details Decodes an interrupt priority value with a given priority group to
preemptive priority value and subpriority value.
In case of a conflict between priority grouping and available
priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
\param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority().
\param [in] PriorityGroup Used priority group.
\param [out] pPreemptPriority Preemptive priority value (starting from 0).
\param [out] pSubPriority Subpriority value (starting from 0).
*/
__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
{
uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */
uint32_t PreemptPriorityBits;
uint32_t SubPriorityBits;
PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
*pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
*pSubPriority = (Priority ) & (uint32_t)((1UL << (SubPriorityBits )) - 1UL);
}
/**
\brief Set Interrupt Vector
\details Sets an interrupt vector in SRAM based interrupt vector table.
The interrupt number can be positive to specify a device specific interrupt,
or negative to specify a processor exception.
Address 0 must be mapped to SRAM.
\param [in] IRQn Interrupt number
\param [in] vector Address of interrupt handler function
*/
__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
{
uint32_t *vectors = (uint32_t *)0x0U;
vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
}
/**
\brief Get Interrupt Vector
\details Reads an interrupt vector from interrupt vector table.
The interrupt number can be positive to specify a device specific interrupt,
or negative to specify a processor exception.
\param [in] IRQn Interrupt number.
\return Address of interrupt handler function
*/
__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
{
uint32_t *vectors = (uint32_t *)0x0U;
return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
}
/**
\brief System Reset
\details Initiates a system reset request to reset the MCU.
*/
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
__DSB(); /* Ensure all outstanding memory accesses included
buffered write are completed before reset */
SCB->AIRCR = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
SCB_AIRCR_SYSRESETREQ_Msk);
__DSB(); /* Ensure completion of memory access */
for(;;) /* wait until reset */
{
__NOP();
}
}
/*@} end of CMSIS_Core_NVICFunctions */
/* ########################## FPU functions #################################### */
/**
\ingroup CMSIS_Core_FunctionInterface
\defgroup CMSIS_Core_FpuFunctions FPU Functions
\brief Function that provides FPU type.
@{
*/
/**
\brief get FPU type
\details returns the FPU type
\returns
- \b 0: No FPU
- \b 1: Single precision FPU
- \b 2: Double + Single precision FPU
*/
__STATIC_INLINE uint32_t SCB_GetFPUType(void)
{
return 0U; /* No FPU */
}
/*@} end of CMSIS_Core_FpuFunctions */
/* ################################## SysTick function ############################################ */
/**
\ingroup CMSIS_Core_FunctionInterface
\defgroup CMSIS_Core_SysTickFunctions SysTick Functions
\brief Functions that configure the System.
@{
*/
#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
/**
\brief System Tick Configuration
\details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
Counter is in free running mode to generate periodic interrupts.
\param [in] ticks Number of ticks between two interrupts.
\return 0 Function succeeded.
\return 1 Function failed.
\note When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
must contain a vendor-specific implementation of this function.
*/
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
{
return (1UL); /* Reload value impossible */
}
SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */
NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
SysTick->VAL = 0UL; /* Load the SysTick Counter Value */
SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |
SysTick_CTRL_TICKINT_Msk |
SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */
return (0UL); /* Function successful */
}
#endif
/*@} end of CMSIS_Core_SysTickFunctions */
#ifdef __cplusplus
}
#endif
#endif /* __CORE_CM1_H_DEPENDANT */
#endif /* __CMSIS_GENERIC */

1993
Versuch1/Drivers/CMSIS/Include/core_cm23.h Normal file
View File

File diff suppressed because it is too large Load Diff

1941
Versuch1/Drivers/CMSIS/Include/core_cm3.h Normal file
View File

File diff suppressed because it is too large Load Diff

3002
Versuch1/Drivers/CMSIS/Include/core_cm33.h Normal file
View File

File diff suppressed because it is too large Load Diff

2129
Versuch1/Drivers/CMSIS/Include/core_cm4.h Normal file
View File

File diff suppressed because it is too large Load Diff

2671
Versuch1/Drivers/CMSIS/Include/core_cm7.h Normal file
View File

File diff suppressed because it is too large Load Diff

1022
Versuch1/Drivers/CMSIS/Include/core_sc000.h Normal file
View File

File diff suppressed because it is too large Load Diff

1915
Versuch1/Drivers/CMSIS/Include/core_sc300.h Normal file
View File

File diff suppressed because it is too large Load Diff

270
Versuch1/Drivers/CMSIS/Include/mpu_armv7.h Normal file
View File

@ -0,0 +1,270 @@
/******************************************************************************
* @file mpu_armv7.h
* @brief CMSIS MPU API for Armv7-M MPU
* @version V5.0.4
* @date 10. January 2018
******************************************************************************/
/*
* Copyright (c) 2017-2018 Arm Limited. All rights reserved.
*
* SPDX-License-Identifier: Apache-2.0
*
* Licensed under the Apache License, Version 2.0 (the License); you may
* not use this file except in compliance with the License.
* You may obtain a copy of the License at
*
* www.apache.org/licenses/LICENSE-2.0
*
* Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an AS IS BASIS, WITHOUT
* WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
* See the License for the specific language governing permissions and
* limitations under the License.
*/
#if defined ( __ICCARM__ )
#pragma system_include /* treat file as system include file for MISRA check */
#elif defined (__clang__)
#pragma clang system_header /* treat file as system include file */
#endif
#ifndef ARM_MPU_ARMV7_H
#define ARM_MPU_ARMV7_H
#define ARM_MPU_REGION_SIZE_32B ((uint8_t)0x04U) ///!< MPU Region Size 32 Bytes
#define ARM_MPU_REGION_SIZE_64B ((uint8_t)0x05U) ///!< MPU Region Size 64 Bytes
#define ARM_MPU_REGION_SIZE_128B ((uint8_t)0x06U) ///!< MPU Region Size 128 Bytes
#define ARM_MPU_REGION_SIZE_256B ((uint8_t)0x07U) ///!< MPU Region Size 256 Bytes
#define ARM_MPU_REGION_SIZE_512B ((uint8_t)0x08U) ///!< MPU Region Size 512 Bytes
#define ARM_MPU_REGION_SIZE_1KB ((uint8_t)0x09U) ///!< MPU Region Size 1 KByte
#define ARM_MPU_REGION_SIZE_2KB ((uint8_t)0x0AU) ///!< MPU Region Size 2 KBytes
#define ARM_MPU_REGION_SIZE_4KB ((uint8_t)0x0BU) ///!< MPU Region Size 4 KBytes
#define ARM_MPU_REGION_SIZE_8KB ((uint8_t)0x0CU) ///!< MPU Region Size 8 KBytes
#define ARM_MPU_REGION_SIZE_16KB ((uint8_t)0x0DU) ///!< MPU Region Size 16 KBytes
#define ARM_MPU_REGION_SIZE_32KB ((uint8_t)0x0EU) ///!< MPU Region Size 32 KBytes
#define ARM_MPU_REGION_SIZE_64KB ((uint8_t)0x0FU) ///!< MPU Region Size 64 KBytes
#define ARM_MPU_REGION_SIZE_128KB ((uint8_t)0x10U) ///!< MPU Region Size 128 KBytes
#define ARM_MPU_REGION_SIZE_256KB ((uint8_t)0x11U) ///!< MPU Region Size 256 KBytes
#define ARM_MPU_REGION_SIZE_512KB ((uint8_t)0x12U) ///!< MPU Region Size 512 KBytes
#define ARM_MPU_REGION_SIZE_1MB ((uint8_t)0x13U) ///!< MPU Region Size 1 MByte
#define ARM_MPU_REGION_SIZE_2MB ((uint8_t)0x14U) ///!< MPU Region Size 2 MBytes
#define ARM_MPU_REGION_SIZE_4MB ((uint8_t)0x15U) ///!< MPU Region Size 4 MBytes
#define ARM_MPU_REGION_SIZE_8MB ((uint8_t)0x16U) ///!< MPU Region Size 8 MBytes
#define ARM_MPU_REGION_SIZE_16MB ((uint8_t)0x17U) ///!< MPU Region Size 16 MBytes
#define ARM_MPU_REGION_SIZE_32MB ((uint8_t)0x18U) ///!< MPU Region Size 32 MBytes
#define ARM_MPU_REGION_SIZE_64MB ((uint8_t)0x19U) ///!< MPU Region Size 64 MBytes
#define ARM_MPU_REGION_SIZE_128MB ((uint8_t)0x1AU) ///!< MPU Region Size 128 MBytes
#define ARM_MPU_REGION_SIZE_256MB ((uint8_t)0x1BU) ///!< MPU Region Size 256 MBytes
#define ARM_MPU_REGION_SIZE_512MB ((uint8_t)0x1CU) ///!< MPU Region Size 512 MBytes
#define ARM_MPU_REGION_SIZE_1GB ((uint8_t)0x1DU) ///!< MPU Region Size 1 GByte
#define ARM_MPU_REGION_SIZE_2GB ((uint8_t)0x1EU) ///!< MPU Region Size 2 GBytes
#define ARM_MPU_REGION_SIZE_4GB ((uint8_t)0x1FU) ///!< MPU Region Size 4 GBytes
#define ARM_MPU_AP_NONE 0U ///!< MPU Access Permission no access
#define ARM_MPU_AP_PRIV 1U ///!< MPU Access Permission privileged access only
#define ARM_MPU_AP_URO 2U ///!< MPU Access Permission unprivileged access read-only
#define ARM_MPU_AP_FULL 3U ///!< MPU Access Permission full access
#define ARM_MPU_AP_PRO 5U ///!< MPU Access Permission privileged access read-only
#define ARM_MPU_AP_RO 6U ///!< MPU Access Permission read-only access
/** MPU Region Base Address Register Value
*
* \param Region The region to be configured, number 0 to 15.
* \param BaseAddress The base address for the region.
*/
#define ARM_MPU_RBAR(Region, BaseAddress) \
(((BaseAddress) & MPU_RBAR_ADDR_Msk) | \
((Region) & MPU_RBAR_REGION_Msk) | \
(MPU_RBAR_VALID_Msk))
/**
* MPU Memory Access Attributes
*
* \param TypeExtField Type extension field, allows you to configure memory access type, for example strongly ordered, peripheral.
* \param IsShareable Region is shareable between multiple bus masters.
* \param IsCacheable Region is cacheable, i.e. its value may be kept in cache.
* \param IsBufferable Region is bufferable, i.e. using write-back caching. Cacheable but non-bufferable regions use write-through policy.
*/
#define ARM_MPU_ACCESS_(TypeExtField, IsShareable, IsCacheable, IsBufferable) \
((((TypeExtField ) << MPU_RASR_TEX_Pos) & MPU_RASR_TEX_Msk) | \
(((IsShareable ) << MPU_RASR_S_Pos) & MPU_RASR_S_Msk) | \
(((IsCacheable ) << MPU_RASR_C_Pos) & MPU_RASR_C_Msk) | \
(((IsBufferable ) << MPU_RASR_B_Pos) & MPU_RASR_B_Msk))
/**
* MPU Region Attribute and Size Register Value
*
* \param DisableExec Instruction access disable bit, 1= disable instruction fetches.
* \param AccessPermission Data access permissions, allows you to configure read/write access for User and Privileged mode.
* \param AccessAttributes Memory access attribution, see \ref ARM_MPU_ACCESS_.
* \param SubRegionDisable Sub-region disable field.
* \param Size Region size of the region to be configured, for example 4K, 8K.
*/
#define ARM_MPU_RASR_EX(DisableExec, AccessPermission, AccessAttributes, SubRegionDisable, Size) \
((((DisableExec ) << MPU_RASR_XN_Pos) & MPU_RASR_XN_Msk) | \
(((AccessPermission) << MPU_RASR_AP_Pos) & MPU_RASR_AP_Msk) | \
(((AccessAttributes) ) & (MPU_RASR_TEX_Msk | MPU_RASR_S_Msk | MPU_RASR_C_Msk | MPU_RASR_B_Msk)))
/**
* MPU Region Attribute and Size Register Value
*
* \param DisableExec Instruction access disable bit, 1= disable instruction fetches.
* \param AccessPermission Data access permissions, allows you to configure read/write access for User and Privileged mode.
* \param TypeExtField Type extension field, allows you to configure memory access type, for example strongly ordered, peripheral.
* \param IsShareable Region is shareable between multiple bus masters.
* \param IsCacheable Region is cacheable, i.e. its value may be kept in cache.
* \param IsBufferable Region is bufferable, i.e. using write-back caching. Cacheable but non-bufferable regions use write-through policy.
* \param SubRegionDisable Sub-region disable field.
* \param Size Region size of the region to be configured, for example 4K, 8K.
*/
#define ARM_MPU_RASR(DisableExec, AccessPermission, TypeExtField, IsShareable, IsCacheable, IsBufferable, SubRegionDisable, Size) \
ARM_MPU_RASR_EX(DisableExec, AccessPermission, ARM_MPU_ACCESS_(TypeExtField, IsShareable, IsCacheable, IsBufferable), SubRegionDisable, Size)
/**
* MPU Memory Access Attribute for strongly ordered memory.
* - TEX: 000b
* - Shareable
* - Non-cacheable
* - Non-bufferable
*/
#define ARM_MPU_ACCESS_ORDERED ARM_MPU_ACCESS_(0U, 1U, 0U, 0U)
/**
* MPU Memory Access Attribute for device memory.
* - TEX: 000b (if non-shareable) or 010b (if shareable)
* - Shareable or non-shareable
* - Non-cacheable
* - Bufferable (if shareable) or non-bufferable (if non-shareable)
*
* \param IsShareable Configures the device memory as shareable or non-shareable.
*/
#define ARM_MPU_ACCESS_DEVICE(IsShareable) ((IsShareable) ? ARM_MPU_ACCESS_(0U, 1U, 0U, 1U) : ARM_MPU_ACCESS_(2U, 0U, 0U, 0U))
/**
* MPU Memory Access Attribute for normal memory.
* - TEX: 1BBb (reflecting outer cacheability rules)
* - Shareable or non-shareable
* - Cacheable or non-cacheable (reflecting inner cacheability rules)
* - Bufferable or non-bufferable (reflecting inner cacheability rules)
*
* \param OuterCp Configures the outer cache policy.
* \param InnerCp Configures the inner cache policy.
* \param IsShareable Configures the memory as shareable or non-shareable.
*/
#define ARM_MPU_ACCESS_NORMAL(OuterCp, InnerCp, IsShareable) ARM_MPU_ACCESS_((4U | (OuterCp)), IsShareable, ((InnerCp) & 2U), ((InnerCp) & 1U))
/**
* MPU Memory Access Attribute non-cacheable policy.
*/
#define ARM_MPU_CACHEP_NOCACHE 0U
/**
* MPU Memory Access Attribute write-back, write and read allocate policy.
*/
#define ARM_MPU_CACHEP_WB_WRA 1U
/**
* MPU Memory Access Attribute write-through, no write allocate policy.
*/
#define ARM_MPU_CACHEP_WT_NWA 2U
/**
* MPU Memory Access Attribute write-back, no write allocate policy.
*/
#define ARM_MPU_CACHEP_WB_NWA 3U
/**
* Struct for a single MPU Region
*/
typedef struct {
uint32_t RBAR; //!< The region base address register value (RBAR)
uint32_t RASR; //!< The region attribute and size register value (RASR) \ref MPU_RASR
} ARM_MPU_Region_t;
/** Enable the MPU.
* \param MPU_Control Default access permissions for unconfigured regions.
*/
__STATIC_INLINE void ARM_MPU_Enable(uint32_t MPU_Control)
{
__DSB();
__ISB();
MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
#ifdef SCB_SHCSR_MEMFAULTENA_Msk
SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
#endif
}
/** Disable the MPU.
*/
__STATIC_INLINE void ARM_MPU_Disable(void)
{
__DSB();
__ISB();
#ifdef SCB_SHCSR_MEMFAULTENA_Msk
SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
#endif
MPU->CTRL &= ~MPU_CTRL_ENABLE_Msk;
}
/** Clear and disable the given MPU region.
* \param rnr Region number to be cleared.
*/
__STATIC_INLINE void ARM_MPU_ClrRegion(uint32_t rnr)
{
MPU->RNR = rnr;
MPU->RASR = 0U;
}
/** Configure an MPU region.
* \param rbar Value for RBAR register.
* \param rsar Value for RSAR register.
*/
__STATIC_INLINE void ARM_MPU_SetRegion(uint32_t rbar, uint32_t rasr)
{
MPU->RBAR = rbar;
MPU->RASR = rasr;
}
/** Configure the given MPU region.
* \param rnr Region number to be configured.
* \param rbar Value for RBAR register.
* \param rsar Value for RSAR register.
*/
__STATIC_INLINE void ARM_MPU_SetRegionEx(uint32_t rnr, uint32_t rbar, uint32_t rasr)
{
MPU->RNR = rnr;
MPU->RBAR = rbar;
MPU->RASR = rasr;
}
/** Memcopy with strictly ordered memory access, e.g. for register targets.
* \param dst Destination data is copied to.
* \param src Source data is copied from.
* \param len Amount of data words to be copied.
*/
__STATIC_INLINE void orderedCpy(volatile uint32_t* dst, const uint32_t* __RESTRICT src, uint32_t len)
{
uint32_t i;
for (i = 0U; i < len; ++i)
{
dst[i] = src[i];
}
}
/** Load the given number of MPU regions from a table.
* \param table Pointer to the MPU configuration table.
* \param cnt Amount of regions to be configured.
*/
__STATIC_INLINE void ARM_MPU_Load(ARM_MPU_Region_t const* table, uint32_t cnt)
{
const uint32_t rowWordSize = sizeof(ARM_MPU_Region_t)/4U;
while (cnt > MPU_TYPE_RALIASES) {
orderedCpy(&(MPU->RBAR), &(table->RBAR), MPU_TYPE_RALIASES*rowWordSize);
table += MPU_TYPE_RALIASES;
cnt -= MPU_TYPE_RALIASES;
}
orderedCpy(&(MPU->RBAR), &(table->RBAR), cnt*rowWordSize);
}
#endif

333
Versuch1/Drivers/CMSIS/Include/mpu_armv8.h Normal file
View File

@ -0,0 +1,333 @@
/******************************************************************************
* @file mpu_armv8.h
* @brief CMSIS MPU API for Armv8-M MPU
* @version V5.0.4
* @date 10. January 2018
******************************************************************************/
/*
* Copyright (c) 2017-2018 Arm Limited. All rights reserved.
*
* SPDX-License-Identifier: Apache-2.0
*
* Licensed under the Apache License, Version 2.0 (the License); you may
* not use this file except in compliance with the License.
* You may obtain a copy of the License at
*
* www.apache.org/licenses/LICENSE-2.0
*
* Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an AS IS BASIS, WITHOUT
* WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
* See the License for the specific language governing permissions and
* limitations under the License.
*/
#if defined ( __ICCARM__ )
#pragma system_include /* treat file as system include file for MISRA check */
#elif defined (__clang__)
#pragma clang system_header /* treat file as system include file */
#endif
#ifndef ARM_MPU_ARMV8_H
#define ARM_MPU_ARMV8_H
/** \brief Attribute for device memory (outer only) */
#define ARM_MPU_ATTR_DEVICE ( 0U )
/** \brief Attribute for non-cacheable, normal memory */
#define ARM_MPU_ATTR_NON_CACHEABLE ( 4U )
/** \brief Attribute for normal memory (outer and inner)
* \param NT Non-Transient: Set to 1 for non-transient data.
* \param WB Write-Back: Set to 1 to use write-back update policy.
* \param RA Read Allocation: Set to 1 to use cache allocation on read miss.
* \param WA Write Allocation: Set to 1 to use cache allocation on write miss.
*/
#define ARM_MPU_ATTR_MEMORY_(NT, WB, RA, WA) \
(((NT & 1U) << 3U) | ((WB & 1U) << 2U) | ((RA & 1U) << 1U) | (WA & 1U))
/** \brief Device memory type non Gathering, non Re-ordering, non Early Write Acknowledgement */
#define ARM_MPU_ATTR_DEVICE_nGnRnE (0U)
/** \brief Device memory type non Gathering, non Re-ordering, Early Write Acknowledgement */
#define ARM_MPU_ATTR_DEVICE_nGnRE (1U)
/** \brief Device memory type non Gathering, Re-ordering, Early Write Acknowledgement */
#define ARM_MPU_ATTR_DEVICE_nGRE (2U)
/** \brief Device memory type Gathering, Re-ordering, Early Write Acknowledgement */
#define ARM_MPU_ATTR_DEVICE_GRE (3U)
/** \brief Memory Attribute
* \param O Outer memory attributes
* \param I O == ARM_MPU_ATTR_DEVICE: Device memory attributes, else: Inner memory attributes
*/
#define ARM_MPU_ATTR(O, I) (((O & 0xFU) << 4U) | (((O & 0xFU) != 0U) ? (I & 0xFU) : ((I & 0x3U) << 2U)))
/** \brief Normal memory non-shareable */
#define ARM_MPU_SH_NON (0U)
/** \brief Normal memory outer shareable */
#define ARM_MPU_SH_OUTER (2U)
/** \brief Normal memory inner shareable */
#define ARM_MPU_SH_INNER (3U)
/** \brief Memory access permissions
* \param RO Read-Only: Set to 1 for read-only memory.
* \param NP Non-Privileged: Set to 1 for non-privileged memory.
*/
#define ARM_MPU_AP_(RO, NP) (((RO & 1U) << 1U) | (NP & 1U))
/** \brief Region Base Address Register value
* \param BASE The base address bits [31:5] of a memory region. The value is zero extended. Effective address gets 32 byte aligned.
* \param SH Defines the Shareability domain for this memory region.
* \param RO Read-Only: Set to 1 for a read-only memory region.
* \param NP Non-Privileged: Set to 1 for a non-privileged memory region.
* \oaram XN eXecute Never: Set to 1 for a non-executable memory region.
*/
#define ARM_MPU_RBAR(BASE, SH, RO, NP, XN) \
((BASE & MPU_RBAR_BASE_Msk) | \
((SH << MPU_RBAR_SH_Pos) & MPU_RBAR_SH_Msk) | \
((ARM_MPU_AP_(RO, NP) << MPU_RBAR_AP_Pos) & MPU_RBAR_AP_Msk) | \
((XN << MPU_RBAR_XN_Pos) & MPU_RBAR_XN_Msk))
/** \brief Region Limit Address Register value
* \param LIMIT The limit address bits [31:5] for this memory region. The value is one extended.
* \param IDX The attribute index to be associated with this memory region.
*/
#define ARM_MPU_RLAR(LIMIT, IDX) \
((LIMIT & MPU_RLAR_LIMIT_Msk) | \
((IDX << MPU_RLAR_AttrIndx_Pos) & MPU_RLAR_AttrIndx_Msk) | \
(MPU_RLAR_EN_Msk))
/**
* Struct for a single MPU Region
*/
typedef struct {
uint32_t RBAR; /*!< Region Base Address Register value */
uint32_t RLAR; /*!< Region Limit Address Register value */
} ARM_MPU_Region_t;
/** Enable the MPU.
* \param MPU_Control Default access permissions for unconfigured regions.
*/
__STATIC_INLINE void ARM_MPU_Enable(uint32_t MPU_Control)
{
__DSB();
__ISB();
MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
#ifdef SCB_SHCSR_MEMFAULTENA_Msk
SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
#endif
}
/** Disable the MPU.
*/
__STATIC_INLINE void ARM_MPU_Disable(void)
{
__DSB();
__ISB();
#ifdef SCB_SHCSR_MEMFAULTENA_Msk
SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
#endif
MPU->CTRL &= ~MPU_CTRL_ENABLE_Msk;
}
#ifdef MPU_NS
/** Enable the Non-secure MPU.
* \param MPU_Control Default access permissions for unconfigured regions.
*/
__STATIC_INLINE void ARM_MPU_Enable_NS(uint32_t MPU_Control)
{
__DSB();
__ISB();
MPU_NS->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
#ifdef SCB_SHCSR_MEMFAULTENA_Msk
SCB_NS->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
#endif
}
/** Disable the Non-secure MPU.
*/
__STATIC_INLINE void ARM_MPU_Disable_NS(void)
{
__DSB();
__ISB();
#ifdef SCB_SHCSR_MEMFAULTENA_Msk
SCB_NS->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
#endif
MPU_NS->CTRL &= ~MPU_CTRL_ENABLE_Msk;
}
#endif
/** Set the memory attribute encoding to the given MPU.
* \param mpu Pointer to the MPU to be configured.
* \param idx The attribute index to be set [0-7]
* \param attr The attribute value to be set.
*/
__STATIC_INLINE void ARM_MPU_SetMemAttrEx(MPU_Type* mpu, uint8_t idx, uint8_t attr)
{
const uint8_t reg = idx / 4U;
const uint32_t pos = ((idx % 4U) * 8U);
const uint32_t mask = 0xFFU << pos;
if (reg >= (sizeof(mpu->MAIR) / sizeof(mpu->MAIR[0]))) {
return; // invalid index
}
mpu->MAIR[reg] = ((mpu->MAIR[reg] & ~mask) | ((attr << pos) & mask));
}
/** Set the memory attribute encoding.
* \param idx The attribute index to be set [0-7]
* \param attr The attribute value to be set.
*/
__STATIC_INLINE void ARM_MPU_SetMemAttr(uint8_t idx, uint8_t attr)
{
ARM_MPU_SetMemAttrEx(MPU, idx, attr);
}
#ifdef MPU_NS
/** Set the memory attribute encoding to the Non-secure MPU.
* \param idx The attribute index to be set [0-7]
* \param attr The attribute value to be set.
*/
__STATIC_INLINE void ARM_MPU_SetMemAttr_NS(uint8_t idx, uint8_t attr)
{
ARM_MPU_SetMemAttrEx(MPU_NS, idx, attr);
}
#endif
/** Clear and disable the given MPU region of the given MPU.
* \param mpu Pointer to MPU to be used.
* \param rnr Region number to be cleared.
*/
__STATIC_INLINE void ARM_MPU_ClrRegionEx(MPU_Type* mpu, uint32_t rnr)
{
mpu->RNR = rnr;
mpu->RLAR = 0U;
}
/** Clear and disable the given MPU region.
* \param rnr Region number to be cleared.
*/
__STATIC_INLINE void ARM_MPU_ClrRegion(uint32_t rnr)
{
ARM_MPU_ClrRegionEx(MPU, rnr);
}
#ifdef MPU_NS
/** Clear and disable the given Non-secure MPU region.
* \param rnr Region number to be cleared.
*/
__STATIC_INLINE void ARM_MPU_ClrRegion_NS(uint32_t rnr)
{
ARM_MPU_ClrRegionEx(MPU_NS, rnr);
}
#endif
/** Configure the given MPU region of the given MPU.
* \param mpu Pointer to MPU to be used.
* \param rnr Region number to be configured.
* \param rbar Value for RBAR register.
* \param rlar Value for RLAR register.
*/
__STATIC_INLINE void ARM_MPU_SetRegionEx(MPU_Type* mpu, uint32_t rnr, uint32_t rbar, uint32_t rlar)
{
mpu->RNR = rnr;
mpu->RBAR = rbar;
mpu->RLAR = rlar;
}
/** Configure the given MPU region.
* \param rnr Region number to be configured.
* \param rbar Value for RBAR register.
* \param rlar Value for RLAR register.
*/
__STATIC_INLINE void ARM_MPU_SetRegion(uint32_t rnr, uint32_t rbar, uint32_t rlar)
{
ARM_MPU_SetRegionEx(MPU, rnr, rbar, rlar);
}
#ifdef MPU_NS
/** Configure the given Non-secure MPU region.
* \param rnr Region number to be configured.
* \param rbar Value for RBAR register.
* \param rlar Value for RLAR register.
*/
__STATIC_INLINE void ARM_MPU_SetRegion_NS(uint32_t rnr, uint32_t rbar, uint32_t rlar)
{
ARM_MPU_SetRegionEx(MPU_NS, rnr, rbar, rlar);
}
#endif
/** Memcopy with strictly ordered memory access, e.g. for register targets.
* \param dst Destination data is copied to.
* \param src Source data is copied from.
* \param len Amount of data words to be copied.
*/
__STATIC_INLINE void orderedCpy(volatile uint32_t* dst, const uint32_t* __RESTRICT src, uint32_t len)
{
uint32_t i;
for (i = 0U; i < len; ++i)
{
dst[i] = src[i];
}
}
/** Load the given number of MPU regions from a table to the given MPU.
* \param mpu Pointer to the MPU registers to be used.
* \param rnr First region number to be configured.
* \param table Pointer to the MPU configuration table.
* \param cnt Amount of regions to be configured.
*/
__STATIC_INLINE void ARM_MPU_LoadEx(MPU_Type* mpu, uint32_t rnr, ARM_MPU_Region_t const* table, uint32_t cnt)
{
const uint32_t rowWordSize = sizeof(ARM_MPU_Region_t)/4U;
if (cnt == 1U) {
mpu->RNR = rnr;
orderedCpy(&(mpu->RBAR), &(table->RBAR), rowWordSize);
} else {
uint32_t rnrBase = rnr & ~(MPU_TYPE_RALIASES-1U);
uint32_t rnrOffset = rnr % MPU_TYPE_RALIASES;
mpu->RNR = rnrBase;
while ((rnrOffset + cnt) > MPU_TYPE_RALIASES) {
uint32_t c = MPU_TYPE_RALIASES - rnrOffset;
orderedCpy(&(mpu->RBAR)+(rnrOffset*2U), &(table->RBAR), c*rowWordSize);
table += c;
cnt -= c;
rnrOffset = 0U;
rnrBase += MPU_TYPE_RALIASES;
mpu->RNR = rnrBase;
}
orderedCpy(&(mpu->RBAR)+(rnrOffset*2U), &(table->RBAR), cnt*rowWordSize);
}
}
/** Load the given number of MPU regions from a table.
* \param rnr First region number to be configured.
* \param table Pointer to the MPU configuration table.
* \param cnt Amount of regions to be configured.
*/
__STATIC_INLINE void ARM_MPU_Load(uint32_t rnr, ARM_MPU_Region_t const* table, uint32_t cnt)
{
ARM_MPU_LoadEx(MPU, rnr, table, cnt);
}
#ifdef MPU_NS
/** Load the given number of MPU regions from a table to the Non-secure MPU.
* \param rnr First region number to be configured.
* \param table Pointer to the MPU configuration table.
* \param cnt Amount of regions to be configured.
*/
__STATIC_INLINE void ARM_MPU_Load_NS(uint32_t rnr, ARM_MPU_Region_t const* table, uint32_t cnt)
{
ARM_MPU_LoadEx(MPU_NS, rnr, table, cnt);
}
#endif
#endif

70
Versuch1/Drivers/CMSIS/Include/tz_context.h Normal file
View File

@ -0,0 +1,70 @@
/******************************************************************************
* @file tz_context.h
* @brief Context Management for Armv8-M TrustZone
* @version V1.0.1
* @date 10. January 2018
******************************************************************************/
/*
* Copyright (c) 2017-2018 Arm Limited. All rights reserved.
*
* SPDX-License-Identifier: Apache-2.0
*
* Licensed under the Apache License, Version 2.0 (the License); you may
* not use this file except in compliance with the License.
* You may obtain a copy of the License at
*
* www.apache.org/licenses/LICENSE-2.0
*
* Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an AS IS BASIS, WITHOUT
* WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
* See the License for the specific language governing permissions and
* limitations under the License.
*/
#if defined ( __ICCARM__ )
#pragma system_include /* treat file as system include file for MISRA check */
#elif defined (__clang__)
#pragma clang system_header /* treat file as system include file */
#endif
#ifndef TZ_CONTEXT_H
#define TZ_CONTEXT_H
#include <stdint.h>
#ifndef TZ_MODULEID_T
#define TZ_MODULEID_T
/// \details Data type that identifies secure software modules called by a process.
typedef uint32_t TZ_ModuleId_t;
#endif
/// \details TZ Memory ID identifies an allocated memory slot.
typedef uint32_t TZ_MemoryId_t;
/// Initialize secure context memory system
/// \return execution status (1: success, 0: error)
uint32_t TZ_InitContextSystem_S (void);
/// Allocate context memory for calling secure software modules in TrustZone
/// \param[in] module identifies software modules called from non-secure mode
/// \return value != 0 id TrustZone memory slot identifier
/// \return value 0 no memory available or internal error
TZ_MemoryId_t TZ_AllocModuleContext_S (TZ_ModuleId_t module);
/// Free context memory that was previously allocated with \ref TZ_AllocModuleContext_S
/// \param[in] id TrustZone memory slot identifier
/// \return execution status (1: success, 0: error)
uint32_t TZ_FreeModuleContext_S (TZ_MemoryId_t id);
/// Load secure context (called on RTOS thread context switch)
/// \param[in] id TrustZone memory slot identifier
/// \return execution status (1: success, 0: error)
uint32_t TZ_LoadContext_S (TZ_MemoryId_t id);
/// Store secure context (called on RTOS thread context switch)
/// \param[in] id TrustZone memory slot identifier
/// \return execution status (1: success, 0: error)
uint32_t TZ_StoreContext_S (TZ_MemoryId_t id);
#endif // TZ_CONTEXT_H

201
Versuch1/Drivers/CMSIS/LICENSE.txt Normal file
View File

@ -0,0 +1,201 @@
Apache License
Version 2.0, January 2004
http://www.apache.org/licenses/
TERMS AND CONDITIONS FOR USE, REPRODUCTION, AND DISTRIBUTION
1. Definitions.
"License" shall mean the terms and conditions for use, reproduction,
and distribution as defined by Sections 1 through 9 of this document.
"Licensor" shall mean the copyright owner or entity authorized by
the copyright owner that is granting the License.
"Legal Entity" shall mean the union of the acting entity and all
other entities that control, are controlled by, or are under common
control with that entity. For the purposes of this definition,
"control" means (i) the power, direct or indirect, to cause the
direction or management of such entity, whether by contract or
otherwise, or (ii) ownership of fifty percent (50%) or more of the
outstanding shares, or (iii) beneficial ownership of such entity.
"You" (or "Your") shall mean an individual or Legal Entity
exercising permissions granted by this License.
"Source" form shall mean the preferred form for making modifications,
including but not limited to software source code, documentation
source, and configuration files.
"Object" form shall mean any form resulting from mechanical
transformation or translation of a Source form, including but
not limited to compiled object code, generated documentation,
and conversions to other media types.
"Work" shall mean the work of authorship, whether in Source or
Object form, made available under the License, as indicated by a
copyright notice that is included in or attached to the work
(an example is provided in the Appendix below).
"Derivative Works" shall mean any work, whether in Source or Object
form, that is based on (or derived from) the Work and for which the
editorial revisions, annotations, elaborations, or other modifications
represent, as a whole, an original work of authorship. For the purposes
of this License, Derivative Works shall not include works that remain
separable from, or merely link (or bind by name) to the interfaces of,
the Work and Derivative Works thereof.
"Contribution" shall mean any work of authorship, including
the original version of the Work and any modifications or additions
to that Work or Derivative Works thereof, that is intentionally
submitted to Licensor for inclusion in the Work by the copyright owner
or by an individual or Legal Entity authorized to submit on behalf of
the copyright owner. For the purposes of this definition, "submitted"
means any form of electronic, verbal, or written communication sent
to the Licensor or its representatives, including but not limited to
communication on electronic mailing lists, source code control systems,
and issue tracking systems that are managed by, or on behalf of, the
Licensor for the purpose of discussing and improving the Work, but
excluding communication that is conspicuously marked or otherwise
designated in writing by the copyright owner as "Not a Contribution."
"Contributor" shall mean Licensor and any individual or Legal Entity
on behalf of whom a Contribution has been received by Licensor and
subsequently incorporated within the Work.
2. Grant of Copyright License. Subject to the terms and conditions of
this License, each Contributor hereby grants to You a perpetual,
worldwide, non-exclusive, no-charge, royalty-free, irrevocable
copyright license to reproduce, prepare Derivative Works of,
publicly display, publicly perform, sublicense, and distribute the
Work and such Derivative Works in Source or Object form.
3. Grant of Patent License. Subject to the terms and conditions of
this License, each Contributor hereby grants to You a perpetual,
worldwide, non-exclusive, no-charge, royalty-free, irrevocable
(except as stated in this section) patent license to make, have made,
use, offer to sell, sell, import, and otherwise transfer the Work,
where such license applies only to those patent claims licensable
by such Contributor that are necessarily infringed by their
Contribution(s) alone or by combination of their Contribution(s)
with the Work to which such Contribution(s) was submitted. If You
institute patent litigation against any entity (including a
cross-claim or counterclaim in a lawsuit) alleging that the Work
or a Contribution incorporated within the Work constitutes direct
or contributory patent infringement, then any patent licenses
granted to You under this License for that Work shall terminate
as of the date such litigation is filed.
4. Redistribution. You may reproduce and distribute copies of the
Work or Derivative Works thereof in any medium, with or without
modifications, and in Source or Object form, provided that You
meet the following conditions:
(a) You must give any other recipients of the Work or
Derivative Works a copy of this License; and
(b) You must cause any modified files to carry prominent notices
stating that You changed the files; and
(c) You must retain, in the Source form of any Derivative Works
that You distribute, all copyright, patent, trademark, and
attribution notices from the Source form of the Work,
excluding those notices that do not pertain to any part of
the Derivative Works; and
(d) If the Work includes a "NOTICE" text file as part of its
distribution, then any Derivative Works that You distribute must
include a readable copy of the attribution notices contained
within such NOTICE file, excluding those notices that do not
pertain to any part of the Derivative Works, in at least one
of the following places: within a NOTICE text file distributed
as part of the Derivative Works; within the Source form or
documentation, if provided along with the Derivative Works; or,
within a display generated by the Derivative Works, if and
wherever such third-party notices normally appear. The contents
of the NOTICE file are for informational purposes only and
do not modify the License. You may add Your own attribution
notices within Derivative Works that You distribute, alongside
or as an addendum to the NOTICE text from the Work, provided
that such additional attribution notices cannot be construed
as modifying the License.
You may add Your own copyright statement to Your modifications and
may provide additional or different license terms and conditions
for use, reproduction, or distribution of Your modifications, or
for any such Derivative Works as a whole, provided Your use,
reproduction, and distribution of the Work otherwise complies with
the conditions stated in this License.
5. Submission of Contributions. Unless You explicitly state otherwise,
any Contribution intentionally submitted for inclusion in the Work
by You to the Licensor shall be under the terms and conditions of
this License, without any additional terms or conditions.
Notwithstanding the above, nothing herein shall supersede or modify
the terms of any separate license agreement you may have executed
with Licensor regarding such Contributions.
6. Trademarks. This License does not grant permission to use the trade
names, trademarks, service marks, or product names of the Licensor,
except as required for reasonable and customary use in describing the
origin of the Work and reproducing the content of the NOTICE file.
7. Disclaimer of Warranty. Unless required by applicable law or
agreed to in writing, Licensor provides the Work (and each
Contributor provides its Contributions) on an "AS IS" BASIS,
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
implied, including, without limitation, any warranties or conditions
of TITLE, NON-INFRINGEMENT, MERCHANTABILITY, or FITNESS FOR A
PARTICULAR PURPOSE. You are solely responsible for determining the
appropriateness of using or redistributing the Work and assume any
risks associated with Your exercise of permissions under this License.
8. Limitation of Liability. In no event and under no legal theory,
whether in tort (including negligence), contract, or otherwise,
unless required by applicable law (such as deliberate and grossly
negligent acts) or agreed to in writing, shall any Contributor be
liable to You for damages, including any direct, indirect, special,
incidental, or consequential damages of any character arising as a
result of this License or out of the use or inability to use the
Work (including but not limited to damages for loss of goodwill,
work stoppage, computer failure or malfunction, or any and all
other commercial damages or losses), even if such Contributor
has been advised of the possibility of such damages.
9. Accepting Warranty or Additional Liability. While redistributing
the Work or Derivative Works thereof, You may choose to offer,
and charge a fee for, acceptance of support, warranty, indemnity,
or other liability obligations and/or rights consistent with this
License. However, in accepting such obligations, You may act only
on Your own behalf and on Your sole responsibility, not on behalf
of any other Contributor, and only if You agree to indemnify,
defend, and hold each Contributor harmless for any liability
incurred by, or claims asserted against, such Contributor by reason
of your accepting any such warranty or additional liability.
END OF TERMS AND CONDITIONS
APPENDIX: How to apply the Apache License to your work.
To apply the Apache License to your work, attach the following
boilerplate notice, with the fields enclosed by brackets "{}"
replaced with your own identifying information. (Don't include
the brackets!) The text should be enclosed in the appropriate
comment syntax for the file format. We also recommend that a
file or class name and description of purpose be included on the
same "printed page" as the copyright notice for easier
identification within third-party archives.
Copyright {yyyy} {name of copyright owner}
Licensed under the Apache License, Version 2.0 (the "License");
you may not use this file except in compliance with the License.
You may obtain a copy of the License at
http://www.apache.org/licenses/LICENSE-2.0
Unless required by applicable law or agreed to in writing, software
distributed under the License is distributed on an "AS IS" BASIS,
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
See the License for the specific language governing permissions and
limitations under the License.

4422
Versuch1/Drivers/STM32F7xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h Normal file
View File

File diff suppressed because it is too large Load Diff

275
Versuch1/Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal.h Normal file
View File

@ -0,0 +1,275 @@
/**
******************************************************************************
* @file stm32f7xx_hal.h
* @author MCD Application Team
* @brief This file contains all the functions prototypes for the HAL
* module driver.
******************************************************************************
* @attention
*
* Copyright (c) 2017 STMicroelectronics.
* All rights reserved.
*
* This software is licensed under terms that can be found in the LICENSE file
* in the root directory of this software component.
* If no LICENSE file comes with this software, it is provided AS-IS.
*
******************************************************************************
*/
/* Define to prevent recursive inclusion -------------------------------------*/
#ifndef __STM32F7xx_HAL_H
#define __STM32F7xx_HAL_H
#ifdef __cplusplus
extern "C" {
#endif
/* Includes ------------------------------------------------------------------*/
#include "stm32f7xx_hal_conf.h"
/** @addtogroup STM32F7xx_HAL_Driver
* @{
*/
/** @addtogroup HAL
* @{
*/
/* Exported types ------------------------------------------------------------*/
/* Exported constants --------------------------------------------------------*/
/** @defgroup HAL_Exported_Constants HAL Exported Constants
* @{
*/
/** @defgroup HAL_TICK_FREQ Tick Frequency
* @{
*/
typedef enum
{
HAL_TICK_FREQ_10HZ = 100U,
HAL_TICK_FREQ_100HZ = 10U,
HAL_TICK_FREQ_1KHZ = 1U,
HAL_TICK_FREQ_DEFAULT = HAL_TICK_FREQ_1KHZ
} HAL_TickFreqTypeDef;
/**
* @}
*/
/** @defgroup SYSCFG_BootMode Boot Mode
* @{
*/
#define SYSCFG_MEM_BOOT_ADD0 ((uint32_t)0x00000000U)
#define SYSCFG_MEM_BOOT_ADD1 SYSCFG_MEMRMP_MEM_BOOT
/**
* @}
*/
/**
* @}
*/
/* Exported macro ------------------------------------------------------------*/
/** @defgroup HAL_Exported_Macros HAL Exported Macros
* @{
*/
/** @brief Freeze/Unfreeze Peripherals in Debug mode
*/
#define __HAL_DBGMCU_FREEZE_TIM2() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM2_STOP))
#define __HAL_DBGMCU_FREEZE_TIM3() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM3_STOP))
#define __HAL_DBGMCU_FREEZE_TIM4() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM4_STOP))
#define __HAL_DBGMCU_FREEZE_TIM5() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM5_STOP))
#define __HAL_DBGMCU_FREEZE_TIM6() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM6_STOP))
#define __HAL_DBGMCU_FREEZE_TIM7() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM7_STOP))
#define __HAL_DBGMCU_FREEZE_TIM12() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM12_STOP))
#define __HAL_DBGMCU_FREEZE_TIM13() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM13_STOP))
#define __HAL_DBGMCU_FREEZE_TIM14() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM14_STOP))
#define __HAL_DBGMCU_FREEZE_LPTIM1() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_LPTIM1_STOP))
#define __HAL_DBGMCU_FREEZE_RTC() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_RTC_STOP))
#define __HAL_DBGMCU_FREEZE_WWDG() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_WWDG_STOP))
#define __HAL_DBGMCU_FREEZE_IWDG() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_IWDG_STOP))
#define __HAL_DBGMCU_FREEZE_I2C1_TIMEOUT() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT))
#define __HAL_DBGMCU_FREEZE_I2C2_TIMEOUT() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT))
#define __HAL_DBGMCU_FREEZE_I2C3_TIMEOUT() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT))
#define __HAL_DBGMCU_FREEZE_I2C4_TIMEOUT() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT))
#define __HAL_DBGMCU_FREEZE_CAN1() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_CAN1_STOP))
#define __HAL_DBGMCU_FREEZE_CAN2() (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_CAN2_STOP))
#define __HAL_DBGMCU_FREEZE_TIM1() (DBGMCU->APB2FZ |= (DBGMCU_APB2_FZ_DBG_TIM1_STOP))
#define __HAL_DBGMCU_FREEZE_TIM8() (DBGMCU->APB2FZ |= (DBGMCU_APB2_FZ_DBG_TIM8_STOP))
#define __HAL_DBGMCU_FREEZE_TIM9() (DBGMCU->APB2FZ |= (DBGMCU_APB2_FZ_DBG_TIM9_STOP))
#define __HAL_DBGMCU_FREEZE_TIM10() (DBGMCU->APB2FZ |= (DBGMCU_APB2_FZ_DBG_TIM10_STOP))
#define __HAL_DBGMCU_FREEZE_TIM11() (DBGMCU->APB2FZ |= (DBGMCU_APB2_FZ_DBG_TIM11_STOP))
#define __HAL_DBGMCU_UNFREEZE_TIM2() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM2_STOP))
#define __HAL_DBGMCU_UNFREEZE_TIM3() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM3_STOP))
#define __HAL_DBGMCU_UNFREEZE_TIM4() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM4_STOP))
#define __HAL_DBGMCU_UNFREEZE_TIM5() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM5_STOP))
#define __HAL_DBGMCU_UNFREEZE_TIM6() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM6_STOP))
#define __HAL_DBGMCU_UNFREEZE_TIM7() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM7_STOP))
#define __HAL_DBGMCU_UNFREEZE_TIM12() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM12_STOP))
#define __HAL_DBGMCU_UNFREEZE_TIM13() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM13_STOP))
#define __HAL_DBGMCU_UNFREEZE_TIM14() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM14_STOP))
#define __HAL_DBGMCU_UNFREEZE_LPTIM1() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_LPTIM1_STOP))
#define __HAL_DBGMCU_UNFREEZE_RTC() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_RTC_STOP))
#define __HAL_DBGMCU_UNFREEZE_WWDG() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_WWDG_STOP))
#define __HAL_DBGMCU_UNFREEZE_IWDG() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_IWDG_STOP))
#define __HAL_DBGMCU_UNFREEZE_I2C1_TIMEOUT() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT))
#define __HAL_DBGMCU_UNFREEZE_I2C2_TIMEOUT() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT))
#define __HAL_DBGMCU_UNFREEZE_I2C3_TIMEOUT() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT))
#define __HAL_DBGMCU_UNFREEZE_I2C4_TIMEOUT() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT))
#define __HAL_DBGMCU_UNFREEZE_CAN1() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_CAN1_STOP))
#define __HAL_DBGMCU_UNFREEZE_CAN2() (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_CAN2_STOP))
#define __HAL_DBGMCU_UNFREEZE_TIM1() (DBGMCU->APB2FZ &= ~(DBGMCU_APB2_FZ_DBG_TIM1_STOP))
#define __HAL_DBGMCU_UNFREEZE_TIM8() (DBGMCU->APB2FZ &= ~(DBGMCU_APB2_FZ_DBG_TIM8_STOP))
#define __HAL_DBGMCU_UNFREEZE_TIM9() (DBGMCU->APB2FZ &= ~(DBGMCU_APB2_FZ_DBG_TIM9_STOP))
#define __HAL_DBGMCU_UNFREEZE_TIM10() (DBGMCU->APB2FZ &= ~(DBGMCU_APB2_FZ_DBG_TIM10_STOP))
#define __HAL_DBGMCU_UNFREEZE_TIM11() (DBGMCU->APB2FZ &= ~(DBGMCU_APB2_FZ_DBG_TIM11_STOP))
/** @brief FMC (NOR/RAM) mapped at 0x60000000 and SDRAM mapped at 0xC0000000
*/
#define __HAL_SYSCFG_REMAPMEMORY_FMC() (SYSCFG->MEMRMP &= ~(SYSCFG_MEMRMP_SWP_FMC))
/** @brief FMC/SDRAM mapped at 0x60000000 (NOR/RAM) mapped at 0xC0000000
*/
#define __HAL_SYSCFG_REMAPMEMORY_FMC_SDRAM() do {SYSCFG->MEMRMP &= ~(SYSCFG_MEMRMP_SWP_FMC);\
SYSCFG->MEMRMP |= (SYSCFG_MEMRMP_SWP_FMC_0);\
}while(0);
/**
* @brief Return the memory boot mapping as configured by user.
* @retval The boot mode as configured by user. The returned value can be one
* of the following values:
* @arg @ref SYSCFG_MEM_BOOT_ADD0
* @arg @ref SYSCFG_MEM_BOOT_ADD1
*/
#define __HAL_SYSCFG_GET_BOOT_MODE() READ_BIT(SYSCFG->MEMRMP, SYSCFG_MEMRMP_MEM_BOOT)
#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
/** @brief SYSCFG Break Cortex-M7 Lockup lock.
* Enable and lock the connection of Cortex-M7 LOCKUP (Hardfault) output to TIM1/8 Break input.
* @note The selected configuration is locked and can be unlocked only by system reset.
*/
#define __HAL_SYSCFG_BREAK_LOCKUP_LOCK() SET_BIT(SYSCFG->CBR, SYSCFG_CBR_CLL)
/** @brief SYSCFG Break PVD lock.
* Enable and lock the PVD connection to Timer1/8 Break input, as well as the PVDE and PLS[2:0] in the PWR_CR1 register.
* @note The selected configuration is locked and can be unlocked only by system reset.
*/
#define __HAL_SYSCFG_BREAK_PVD_LOCK() SET_BIT(SYSCFG->CBR, SYSCFG_CBR_PVDL)
#endif /* STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
/**
* @}
*/
/** @defgroup HAL_Private_Macros HAL Private Macros
* @{
*/
#define IS_TICKFREQ(FREQ) (((FREQ) == HAL_TICK_FREQ_10HZ) || \
((FREQ) == HAL_TICK_FREQ_100HZ) || \
((FREQ) == HAL_TICK_FREQ_1KHZ))
/**
* @}
*/
/* Exported functions --------------------------------------------------------*/
/** @addtogroup HAL_Exported_Functions
* @{
*/
/** @addtogroup HAL_Exported_Functions_Group1
* @{
*/
/* Initialization and Configuration functions ******************************/
HAL_StatusTypeDef HAL_Init(void);
HAL_StatusTypeDef HAL_DeInit(void);
void HAL_MspInit(void);
void HAL_MspDeInit(void);
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority);
/**
* @}
*/
/* Exported variables ---------------------------------------------------------*/
/** @addtogroup HAL_Exported_Variables
* @{
*/
extern __IO uint32_t uwTick;
extern uint32_t uwTickPrio;
extern HAL_TickFreqTypeDef uwTickFreq;
/**
* @}
*/
/** @addtogroup HAL_Exported_Functions_Group2
* @{
*/
/* Peripheral Control functions ************************************************/
void HAL_IncTick(void);
void HAL_Delay(uint32_t Delay);
uint32_t HAL_GetTick(void);
uint32_t HAL_GetTickPrio(void);
HAL_StatusTypeDef HAL_SetTickFreq(HAL_TickFreqTypeDef Freq);
HAL_TickFreqTypeDef HAL_GetTickFreq(void);
void HAL_SuspendTick(void);
void HAL_ResumeTick(void);
uint32_t HAL_GetHalVersion(void);
uint32_t HAL_GetREVID(void);
uint32_t HAL_GetDEVID(void);
uint32_t HAL_GetUIDw0(void);
uint32_t HAL_GetUIDw1(void);
uint32_t HAL_GetUIDw2(void);
void HAL_DBGMCU_EnableDBGSleepMode(void);
void HAL_DBGMCU_DisableDBGSleepMode(void);
void HAL_DBGMCU_EnableDBGStopMode(void);
void HAL_DBGMCU_DisableDBGStopMode(void);
void HAL_DBGMCU_EnableDBGStandbyMode(void);
void HAL_DBGMCU_DisableDBGStandbyMode(void);
void HAL_EnableCompensationCell(void);
void HAL_DisableCompensationCell(void);
void HAL_EnableFMCMemorySwapping(void);
void HAL_DisableFMCMemorySwapping(void);
#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
void HAL_EnableMemorySwappingBank(void);
void HAL_DisableMemorySwappingBank(void);
#endif /* STM32F765xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
/**
* @}
*/
/**
* @}
*/
/* Private types -------------------------------------------------------------*/
/* Private variables ---------------------------------------------------------*/
/** @defgroup HAL_Private_Variables HAL Private Variables
* @{
*/
/**
* @}
*/
/* Private constants ---------------------------------------------------------*/
/** @defgroup HAL_Private_Constants HAL Private Constants
* @{
*/
/**
* @}
*/
/* Private macros ------------------------------------------------------------*/
/* Private functions ---------------------------------------------------------*/
/**
* @}
*/
/**
* @}
*/
#ifdef __cplusplus
}
#endif
#endif /* __STM32F7xx_HAL_H */

Some files were not shown because too many files have changed in this diff Show More