supply: Add gnd-planes, optimize tracks - DRC pass
This commit is contained in:
parent
756a329d91
commit
35a49728cd
File diff suppressed because it is too large
Load Diff
@ -1,6 +1,6 @@
|
||||
{
|
||||
"board": {
|
||||
"active_layer": 0,
|
||||
"active_layer": 44,
|
||||
"active_layer_preset": "",
|
||||
"auto_track_width": false,
|
||||
"hidden_netclasses": [],
|
||||
@ -12,20 +12,20 @@
|
||||
"pads": 1.0,
|
||||
"tracks": 1.0,
|
||||
"vias": 1.0,
|
||||
"zones": 0.6
|
||||
"zones": 0.23000000417232513
|
||||
},
|
||||
"selection_filter": {
|
||||
"dimensions": true,
|
||||
"footprints": true,
|
||||
"graphics": true,
|
||||
"keepouts": true,
|
||||
"dimensions": false,
|
||||
"footprints": false,
|
||||
"graphics": false,
|
||||
"keepouts": false,
|
||||
"lockedItems": false,
|
||||
"otherItems": true,
|
||||
"pads": true,
|
||||
"text": true,
|
||||
"otherItems": false,
|
||||
"pads": false,
|
||||
"text": false,
|
||||
"tracks": true,
|
||||
"vias": true,
|
||||
"zones": true
|
||||
"vias": false,
|
||||
"zones": false
|
||||
},
|
||||
"visible_items": [
|
||||
0,
|
||||
@ -63,7 +63,7 @@
|
||||
39,
|
||||
40
|
||||
],
|
||||
"visible_layers": "ffeffff_ffffffff",
|
||||
"visible_layers": "fffffff_ffffffff",
|
||||
"zone_display_mode": 0
|
||||
},
|
||||
"git": {
|
||||
|
@ -118,7 +118,7 @@
|
||||
"max_error": 0.005,
|
||||
"min_clearance": 0.25,
|
||||
"min_connection": 0.0,
|
||||
"min_copper_edge_clearance": 0.3,
|
||||
"min_copper_edge_clearance": 0.2,
|
||||
"min_hole_clearance": 0.25,
|
||||
"min_hole_to_hole": 0.25,
|
||||
"min_microvia_diameter": 0.2,
|
||||
@ -130,7 +130,7 @@
|
||||
"min_through_hole_diameter": 0.5,
|
||||
"min_track_width": 0.3,
|
||||
"min_via_annular_width": 0.1,
|
||||
"min_via_diameter": 2.0,
|
||||
"min_via_diameter": 1.6,
|
||||
"solder_mask_to_copper_clearance": 0.0,
|
||||
"use_height_for_length_calcs": true
|
||||
},
|
||||
@ -494,7 +494,7 @@
|
||||
"plot": "",
|
||||
"pos_files": "",
|
||||
"specctra_dsn": "freerouting.dsn",
|
||||
"step": "export/supply.step",
|
||||
"step": "../cad/import/supply.step",
|
||||
"svg": "",
|
||||
"vrml": "export/8x-led.wrl"
|
||||
},
|
||||
|
File diff suppressed because it is too large
Load Diff
Loading…
x
Reference in New Issue
Block a user